Skip to content
This repository has been archived by the owner on Mar 28, 2019. It is now read-only.

基於FPGA板且使用Verilog語言編寫的電子密碼鎖程序

Notifications You must be signed in to change notification settings

JarryShaw/DigitLock-Verilog

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

10 Commits
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Digit Lock for FPGA

  • Capable with ISE Design Suite.
  • File DigitLock.v is the main code written in Verilog.
  • Report of the experiment is attached also, as DigitLock.pdf.
  • Folder DigitLocker holds the whole ISE project, but be aware that *.ucf might vary from the FPGA boards.

About

基於FPGA板且使用Verilog語言編寫的電子密碼鎖程序

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published