GigaDevice Semiconductor Inc.

GD32F303xx Arm® Cortex®-M4 32-bit MCU

Datasheet



Table of Contents

T	able c	of Contents	1					
L	ist of	Figures	4					
L	ist of	Tables	5					
1. General description								
2		vice overview						
	2.1.	Device information						
	2.2.	Block diagram	10					
	2.3.	Pinouts and pin assignment	11					
	2.4.	Memory map	14					
	2.5.	Clock tree						
	2.6.	Pin definitions						
	2.6.							
	2.6.	·						
	2.6.	·						
	2.6.	·						
3.	. Fur	nctional description	41					
	3.1.	Arm® Cortex®-M4 core	41					
	3.2.	On-chip memory	41					
	3.3.	Clock, reset and supply management	42					
	3.4.	Boot modes	42					
	3.5.	Power saving modes	43					
	3.6.	Analog to digital converter (ADC)	43					
	3.7.	Digital to analog converter (DAC)	44					
	3.8.	DMA	44					
	3.9.	General-purpose inputs/outputs (GPIOs)	44					
	3.10.	Timers and PWM generation	45					
	3.11.	Real time clock (RTC)	46					
	3.12.	Inter-integrated circuit (I2C)	46					
	3.13.	Serial peripheral interface (SPI)	46					
	3 14	Universal synchronous asynchronous receiver transmitter (USART)	47					



_			
	3.15.	Inter-IC sound (I2S)	47
	3.16.	Universal serial bus full-speed device interface (USBD)	47
	3.17.	Controller area network (CAN)	48
	3.18.	Secure digital input and output card interface (SDIO)	48
	3.19.	External memory controller (EXMC)	48
	3.20.	De bug mode	49
	3.21.	Package and operation temperature	49
4	. Ele	ctrical characteristics	50
	4.1.	Absolute maximum ratings	50
	4.2.	Operating conditions characteristics	50
	4.3.	Power consumption	52
	4.4.	EMC characteristics	60
	4.5.	Power supply supervisor characteristics	60
	4.6.	Electrical sensitivity	61
	4.7.	External clock characteristics	62
	4.8.	Internal clock characteristics	64
	4.9.	PLL characteristics	65
	4.10.	Memory characteristics	66
	4.11.	NRST pin characteristics	66
	4.12.	GPIO characteristics	67
	4.13.	ADC characteristics	68
	4.14.	Temperature sensor characteristics	70
	4.15.	DAC characteristics	70
	4.16.	I2C characteristics	72
	4.17.	SPI characteristics	72
	4.18.	I2S characteristics	73
	4.19.	USART characteristics	73
	4.20.	SDIO characteristics	74
	4.21.	CAN characteristics	74
	4.22.	USBD characteristics	74
	4.23.	EXMC characteristics	75
	4.24.	TIMER characteristics	79



4	1.25.	WDGT characteristics	79
4	1.26 .	Parameter conditions	80
5.	Pac	ckage information	81
Ę	5.1.	LQFP144 package outline dimensions	81
Ę	5.2.	LQFP100 package outline dimensions	82
Ę	5.3.	LQFP64 package outline dimensions	83
Ę	5.4.	LQFP48 package outline dimensions	84
Ę	5.5.	Thermal characteristics	85
6.	Ore	dering information	87
7.	Re	vision history	90



List of Figures

Figure 2-1. GD32F303xx block diagram	10
Figure 2-2. GD32F303Zx LQFP144 pinouts	11
Figure 2-3. GD32F303Vx LQFP100 pinouts	12
Figure 2-4. GD32F303Rx LQFP64 pinouts	13
Figure 2-5. GD32F303Cx LQFP48 pinouts	13
Figure 2-6. GD32F303xx clock tree	18
Figure 4-1. Recommended power supply decoupling capacitors ^{(1) (2)}	51
Figure 4-2. Typical supply current consumption in Run mode (All peripherals enabled)	57
Figure 4-3. Typical supply current consumption in Run mode (All peripherals disabled)	57
Figure 4-4. Typical supply current consumption in Sleep mode (All peripherals enabled)	58
Figure 4-5. Typical supply current consumption in Sleep mode (All peripherals disabled)	58
Figure 4-6. Recommended external NRST pin circuit	67
Figure 4-7. I/O port AC characteristics definition	68
Figure 4-8. USBD timings: definition of data signal rise and fall time	75
Figure 5-1. LQFP144 package outline	81
Figure 5-2. LQFP100 package outline	82
Figure 5-3. LQFP64 package outline	83
Figure 5-4. LQFP48 package outline	84



List of Tables

Table 2-1. GD32F303xx devices features and peripheral list	8
Table 2-2. GD32F303xx devices features and peripheral list (Cont.)	9
Table 2-3. GD32F303xx memory map	14
Table 2-4. GD32F303Zx LQFP144 pin definitions	19
Table 2-5. GD32F303Vx LQFP100 pin definitions	28
Table 2-6. GD32F303Rx LQFP64 pin definitions	34
Table 2-7. GD32F303Cx LQFP48 pin definitions	38
Table 4-1. Absolute maximum ratings ^{(1) (4)}	50
Table 4-2. DC operating conditions	50
Table 4-3. Clock frequency ⁽¹⁾	
Table 4-4. Operating conditions at Power up/ Power down ⁽¹⁾	51
Table 4-5. Start-up timings of Operating conditions ⁽¹⁾⁽²⁾⁽³⁾	51
Table 4-6. Power saving mode wakeup timings characteristics(1)(2)	51
Table 4-7. Power consumption characteristics (2)(3)(4)(5)	52
Table 4-8. Peripheral current consumption characteristics(1)	58
Table 4-9. EMS characteristics ⁽¹⁾	
Table 4-10. Power supply supervisor characteristics	60
Table 4-11. ESD characteristics ⁽¹⁾	61
Table 4-12. Static latch-up characteristics ⁽¹⁾	61
Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic characteristic	s 62
Table 4-14. High speed external clock characteristics (HXTAL in bypass mode)	62
Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics	62
Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode)	63
Table 4-17. High speed internal clock (IRC8M) characteristics	64
Table 4-18. Low speed internal clock (IRC40K) characteristics	64
Table 4-19. High speed internal clock (IRC48M) characteristics	65
Table 4-20. PLL characteristics	65
Table 4-21. Flash memory characteristics	
Table 4-22. NRST pin characteristics	
Table 4-23. I/O port DC characteristics ^{(1) (3)}	67
Table 4-24. I/O port AC characteristics ⁽¹⁾⁽²⁾	68
Table 4-25. ADC characteristics	68
Table 4-26. ADC $R_{AIN max}$ for f_{ADC} = 40 MHz	69
Table 4-27. ADC dynamic accuracy at $f_{ADC} = 14 \text{MHz}^{(1)}$	69
Table 4-28. ADC dynamic accuracy at $f_{ADC} = 40 \text{MHz}^{(1)}$	
Table 4-29. ADC static accuracy at f _{ADC} = 14 MHz ⁽¹⁾	
Table 4-30. Temperature sensor characteristics ⁽¹⁾	70
Table 4-31. DAC characteristics	70
Table 4-32. I2C characteristics (1) (2)	72
Table 4-33. Standard SPI characteristics ⁽¹⁾	72






Table 4-34. I2S characteristics (1) (2)	73
Table 4-35. USART characteristics 11	73
Table 4-36. SDIO characteristics ^{(1) (2)}	74
Table 4-37. USBD start up time	74
Table 4-38. USBD DC electrical characteristics	75
Table 4-39. USBD full speed-electrical characteristics 1)	75
Table 4-40. A synchronous non-multiplexed SRAM/PSRAM/NOR read timings (1)(2)(3)(4)	75
Table 4-41. A synchronous non-multiplexed SRAM/PSRAM/NOR write timings (1)(2)(3)(4)	76
Table 4-42. A synchronous multiplexed PSRAM/NOR read timings (1)(2)(3)(4)	76
Table 4-43. A synchronous multiplexed PSRAM/NOR write timings ⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾	77
Table 4-44. Synchronous multiplexed PSRAM/NOR read timings(1)(2)(3)(4)	77
Table 4-45. Synchronous multiplexed PSRAM write timings(1)(2)(3)(4)	
Table 4-46. Synchronous non-multiplexed PSRAM/NOR read timings ⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾	78
Table 4-47. Synchronous non-multiplexed PSRAM write timings(1)(2)(3)(4)	78
Table 4-48. TIMER characteristics ¹⁾	79
Table 4-49. FWDGT min/max timeout period at 40 kHz (IRC40K)(1)	79
Table 4-50. WWDGT min-max timeout value at 60 MHz (f _{PCLK1}) ⁽¹⁾	79
Table 5-1. LQFP144 package dimensions	81
Table 5-2. LQFP100 package dimensions	82
Table 5-3. LQFP64 package dimensions	83
Table 5-4. LQFP48 package dimensions	84
Table 5-5. Package thermal characteristics ⁽¹⁾	86
Table 6-1. Part ordering code for GD32F303xx devices	87
Table 6-2. Part ordering code for GD32F303xx devices (Cont)	89
Table 7-1. Revision history	90



1. General description

The GD32F303xx device belongs to the mainstream line of GD32 MCU Family. It is a new 32-bit general-purpose microcontroller based on the Arm® Cortex®-M4 RISC core with best cost-performance ratio in terms of enhanced processing capacity, reduced power consumption and peripheral set. The Cortex®-M4 core features implements a full set of DSP instructions to address digital signal control markets that demand an efficient, easy-to-use blend of control and signal processing capabilities. It also provides a Memory Protection Unit (MPU) and powerful trace technology for enhanced application security and advanced debug support.

The GD32F303xx device incorporates the Arm® Cortex®-M4 32-bit processor core operating at 120 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 3072 KB on-chip Flash memory and 96 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer up to three 12-bit 2.6 MSPS ADCs, two 12-bit DACs, up to ten general 16-bit timers, two 16-bit PWM advanced timers, and two 16-bit basic timers, as well as standard and advanced communication interfaces: up to three SPIs, two I2Cs, three USARTs and two UARTs, two I2Ss, a USBD, a CAN and a SDIO.

The device operates from a 2.6 to 3.6 V power supply and available in (–20 to +85 °C) / (–40 to +85 °C) / (–40 to +105 °C) temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make GD32F303xx devices suitable for a wide range of interconnection and advanced applications, especially in areas such as industrial control, motor drives, consumer and handheld equipment, human machine interface, security and alarm systems, POS, automotive navigation, IoT and so on.





2. Device overview

2.1. Device information

Table 2-1. GD32F303xx devices features and peripheral list

Part Number		2F303xx devices features and peripheral list GD32F303xx									
		СС	CE	CG	RC	RE	RG	RI	RK		
	Code area (KB)	256	256	256	256	256	256	256	256		
Flash	Data area (KB)	0	256	768	0	256	768	1792	2816		
	Total (KB)	256	512	1024	256	512	1024	2048	3072		
	SRAM (KB)	48	64	96	48	64	96	96	96		
	General	4	4	10	4	4	10	10	10		
	timer(16-bit)	(1-4)	(1-4)	(1-4,8-13)	(1-4)	(1-4)	(1-4,8-13)	(1-4,8-13)	(1-4,8-13)		
	Advanced	1	1	1	2	2	2	2	2		
	timer(16-bit)	(0)	(0)	(0)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)		
Timers	Basic	2	2	2	2	2	2	2	2		
Ţ	timer(16-bit)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)		
	SysTick	1	1	1	1	1	1	1	1		
	Watchdog	2	2	2	2	2	2	2	2		
	RTC	1	1	1	1	1	1	1	1		
	USART	3	3	3	3	3	3	3	3		
	OSANI	(0-2)	(0-2)	(0-2)	(0-2)	(0-2)	(0-2)	(0-2)	(0-2)		
,	UART	0	0	0	2 (3-4)	2 (3-4)	2 (3-4)	2 (3-4)	2 (3-4)		
Connectivity	I2C	2	2	2	2	2	2	2	2		
nec	CDI/IOC	3/2	3/2	3/2	3/2	3/2	3/2	3/2	3/2		
Con	SPI/I2S	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)		
	SDIO	0	0	0	1	1	1	1	1		
	CAN	1	1	1	1	1	1	1	1		
	USBD	1	1	1	1	1	1	1	1		
	GPIO	37	37	37	51	51	51	51	51		
	EXMC	0	0	0	0	0	0	0	0		
	EXTI	16	16	16	16	16	16	16	16		
Al	DC Unit (CHs)	3(10)	3(10)	3(10)	3(16)	3(16)	3(16)	3(16)	3(16)		
DAC		2	2	2	2	2	2	2	2		
	Package		LQFP48				LQFP64				



Table 2-2. GD32F303xx devices features and peripheral list (Cont.)

Table 2-2. GD3		21 000%	X GEVIC	,co icat	urcour		F303xx	31 (001)	14.7		
P	art Number	vc	VE	VG	VI	VK	zc	ZE	ZG	ZI	ZK
	Code area (KB)	256	256	256	256	256	256	256	256	256	256
Flash	Data area (KB)	0	256	768	1792	2816	0	256	768	1792	2816
	Total (KB)	256	512	1024	2048	3072	256	512	1024	2048	3072
	SRAM (KB)	48	64	96	96	96	48	64	96	96	96
	General	4	4	10	10	10	4	4	10	10	10
	timer(16-bit)	(1-4)	(1-4)	(1-4,8-13)	(1-4,8-13)	(1-4,8-13)	(1-4)	(1-4)	(1-4,8-13)	(1-4,8-13)	(1-4,8-13)
	Advanced	2	2	2	2	2	2	2	2	2	2
1 .	timer(16-bit)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)
Timers	Basic	2	2	2	2	2	2	2	2	2	2
١٩		(5-6)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)
	SysTick	1	1	1	1	1	1	1	1	1	1
	Watchdog	2	2	2	2	2	2	2	2	2	2
	RTC	1	1	1	1	1	1	1	1	1	1
	USART	3	3	3	3	3	3	3	3	3	3
		(0-2)	(0-2)	(0-2)	(0-2)	(0-2)	(0-2)	(0-2)	(0-2)	(0-2)	(0-2)
	UART	2	2	2	2	2	2	2	2	2	2
		(3-4)	(3-4)	(3-4)	(3-4)	(3-4)	(3-4)	(3-4)	(3-4)	(3-4)	(3-4)
†ivit	I2C	2	2	2	2	2	2	2	2	2	2
Connectivity	SPI/I2S	3/2	3/2	3/2	3/2	3/2	3/2	3/2	3/2	3/2	3/2
٥	SDIO	1	1	1	1	1	1	1	1	1	1
	CAN	1	1	1	1	1	1	1	1	1	1
	USBD	1	1	1	1	1	1	1	1	1	1
	GPIO	80	80	80	80	80	112	112	112	112	112
	EXMC	1	1	1	1	1	1	1	1	1	1
	EXTI	16	16	16	16	16	16	16	16	16	16
Αſ	OC Unit (CHs)	3(16)	3(16)	3(16)	3(16)	3(16)	3(21)	3(21)	3(21)	3(21)	3(21)
	DAC	2	2	2	2	2	2	2	2	2	2
	Package			LQFP100)				LQFP144	ļ	



2.2. Block diagram

SW/JTAG TPIU POR/PDR Flash Flash Memory Controller PLL Fmax:120MHz ARM Cortex-M4 IBus Memory Processor Fmax:120MHz LDO SDIO CRC RCU 1.2V AHB: NVIC AHB Peripherals Fmax = 1 IRC 8MHz DMA0 7chs SRAM SRAM Controller 120MHz HXTAL 4-32MHz DMA1 5chs AHB to APB AHB to APB Bridge1 Bridge2 EXMC LVD Interrput request Powered By VDDA CAN0 USART0 WWDGT SPI0 12-bit TIMER1~3 SAR ADC ADC0~2 Powered By VDDA EXTI USART1~2 GPIOA 12C0 ĞPIOB 12C1 GPIOC USBD **GPIOD** FWDGT **GPIOE** RTC **GPIOF** DAC **GPIOG** TIMER0 TIMER4~6 TIMER7 UART3~4 TIMER8~10 TIMER <u>11~</u>13 СТС

Figure 2-1. GD32F303xx block diagram



2.3. Pinouts and pin assignment

Figure 2-2. GD32F303Zx LQFP144 pinouts






Figure 2-3. GD32F303Vx LQFP100 pinouts






Figure 2-4. GD32F303Rx LQFP64 pinouts





Figure 2-5. GD32F303Cx LQFP48 pinouts






2.4. Memory map


Table 2-3. GD32F303xx memory map

External device	Regions			
AHB3 AHB3 0x9000 0000 - 0x9FFF FFFF			Address	Peripherals
AHB3	External device		0xA000 0000 - 0xA000 0FFF	EXMC - SWREG
DX7000 0000 - 0X8FFF FFFF		∧ UD2	0x9000 0000 - 0x9FFF FFFF	EXMC - PC CARD
0x5000 0000 - 0x5003 FFFF Reserved	External RAM	AUDS	0x7000 0000 - 0x8FFF FFFF	EXMC - NAND
0x4008 0000 - 0x4FFF FFFF Reserved 0x4004 0000 - 0x4007 FFFF Reserved 0x4002 BC00 - 0x4003 FFFF Reserved 0x4002 A000 - 0x4002 BBFF Reserved 0x4002 A000 - 0x4002 AFFF Reserved 0x4002 8000 - 0x4002 9FFF Reserved 0x4002 6800 - 0x4002 7FFF Reserved 0x4002 6400 - 0x4002 67FF Reserved 0x4002 6000 - 0x4002 67FF Reserved 0x4002 5000 - 0x4002 5FFF Reserved 0x4002 3000 - 0x4002 3FFF Reserved 0x4002 3000 - 0x4002 3FFF Reserved 0x4002 3800 - 0x4002 3FFF Reserved 0x4002 3000 - 0x4002 3FFF Reserved 0x4002 2000 - 0x4002 3FFF Reserved 0x4002 2500 - 0x4002 3FFF Reserved 0x4002 1500 - 0x4002 3FFF RESE			0x6000 0000 - 0x6FFF FFFF	EXMC - NOR/PSRA M/SRA M
0x4004 0000 - 0x4007 FFFF Reserved			0x5000 0000 - 0x5003 FFFF	Reserved
Ox4002 BC00 - 0x4003 FFFF Reserved			0x4008 0000 - 0x4FFF FFFF	Reserved
AHB1 Peripheral AHB1 Ox4002 B000 - 0x4002 BFF Ox4002 8000 - 0x4002 PFFF Reserved Ox4002 8000 - 0x4002 PFFF Reserved Ox4002 6800 - 0x4002 PFFF Reserved Ox4002 6400 - 0x4002 67FF Reserved Ox4002 6000 - 0x4002 63FF Reserved Ox4002 5000 - 0x4002 5FFF Reserved Ox4002 3000 - 0x4002 FFFF Reserved Ox4002 3000 - 0x4002 3FFF Reserved Ox4002 3000 - 0x4002 3FFF Reserved Ox4002 3400 - 0x4002 3FFF Reserved Ox4002 3000 - 0x4002 3FFF Reserved Ox4002 3000 - 0x4002 3FFF Reserved Ox4002 3000 - 0x4002 3FFF Reserved Ox4002 2000 - 0x4002 2FFF Reserved Ox4002 2000 - 0x4002 2FFF Reserved Ox4002 2000 - 0x4002 2FFF Reserved Ox4002 2000 - 0x4002 1FFF Reserved Ox4002 1000 - 0x4002 1FFF Reserved Ox4002 0000 - 0x4002 0FFF DMA1 Ox4002 0000 - 0x4002 0FFF DMA0			0x4004 0000 - 0x4007 FFFF	Reserved
Ox4002 A000 - 0x4002 AFFF Reserved			0x4002 BC00 - 0x4003 FFFF	Reserved
Ox4002 8000 - 0x4002 9FFF Reserved			0x4002 B000 - 0x4002 BBFF	Reserved
Ox4002 6800 - 0x4002 7FFF Reserved			0x4002 A000 - 0x4002 AFFF	Reserved
Ox4002 6400 - 0x4002 67FF Reserved			0x4002 8000 - 0x4002 9FFF	Reserved
Ox4002 6000 - 0x4002 63FF Reserved			0x4002 6800 - 0x4002 7FFF	Reserved
Ox4002 5000 - 0x4002 5FFF Reserved			0x4002 6400 - 0x4002 67FF	Reserved
AHB1 Peripheral Ox4002 4000 - 0x4002 4FFF Reserved 0x4002 3C00 - 0x4002 3FFF Reserved 0x4002 3800 - 0x4002 3FFF Reserved 0x4002 3400 - 0x4002 37FF Reserved 0x4002 3000 - 0x4002 33FF CRC 0x4002 2C00 - 0x4002 2FFF Reserved 0x4002 2800 - 0x4002 2FFF Reserved 0x4002 2400 - 0x4002 2FFF Reserved 0x4002 2400 - 0x4002 2FFF Reserved 0x4002 2000 - 0x4002 1FFF Reserved 0x4002 1C00 - 0x4002 1FFF Reserved 0x4002 1800 - 0x4002 1FFF Reserved 0x4002 1400 - 0x4002 17FF Reserved 0x4002 1000 - 0x4002 17FF Reserved 0x4002 0C00 - 0x4002 0FFF Reserved 0x4002 0C00 - 0x4002 0FFF Reserved 0x4002 0C00 - 0x4002 0FFF Reserved 0x4002 0400 - 0x4002 0FFF DMA1 0x4002 0000 - 0x4002 07FF DMA1			0x4002 6000 - 0x4002 63FF	Reserved
AHB1 Ox4002 3C00 - 0x4002 3FFF Reserved 0x4002 3800 - 0x4002 3FFF Reserved Ox4002 3400 - 0x4002 37FF Reserved Ox4002 3000 - 0x4002 33FF CRC Ox4002 2C00 - 0x4002 2FFF Reserved Ox4002 2800 - 0x4002 2FFF Reserved Ox4002 2400 - 0x4002 2FFF Reserved Ox4002 2000 - 0x4002 2FFF Reserved Ox4002 1C00 - 0x4002 2FFF Reserved Ox4002 1C00 - 0x4002 1FFF Reserved Ox4002 1C00 - 0x4002 1FFF Reserved Ox4002 1800 - 0x4002 1FFF Reserved Ox4002 1400 - 0x4002 17FF Reserved Ox4002 1000 - 0x4002 1FFF Reserved Ox4002 0x4002 0		AHB1	0x4002 5000 - 0x4002 5FFF	Reserved
AHB1 Peripheral Ox4002 3800 - 0x4002 3FF Ox4002 3400 - 0x4002 37FF Reserved Ox4002 3000 - 0x4002 33FF CRC Ox4002 2C00 - 0x4002 2FFF Reserved Ox4002 2800 - 0x4002 2FFF Reserved Ox4002 2400 - 0x4002 2FFF Ox4002 2000 - 0x4002 27FF Reserved Ox4002 2000 - 0x4002 27FF Reserved Ox4002 1C00 - 0x4002 1FFF Reserved Ox4002 1800 - 0x4002 1FFF Reserved Ox4002 1400 - 0x4002 17FF Reserved Ox4002 1400 - 0x4002 17FF Reserved Ox4002 1000 - 0x4002 17FF Reserved Ox4002 0C00 - 0x4002 0FFF Reserved Ox4002 0C00 - 0x4002 0FFF Ox4002 0C00 - 0x4002 0FFF Ox4002 0C00 - 0x4002 0FFF DMA1 Ox4002 0000 - 0x4002 03FF DMA0			0x4002 4000 - 0x4002 4FFF	Reserved
AHB1 Ox4002 3400 - 0x4002 37FF Reserved Ox4002 3000 - 0x4002 33FF CRC Ox4002 2C00 - 0x4002 2FFF Reserved Ox4002 2800 - 0x4002 2BFF Reserved Ox4002 2400 - 0x4002 27FF Reserved Ox4002 2000 - 0x4002 23FF FMC Ox4002 1C00 - 0x4002 1FFF Reserved Ox4002 1800 - 0x4002 1FFF Reserved Ox4002 1400 - 0x4002 17FF Reserved Ox4002 1400 - 0x4002 17FF Reserved Ox4002 1000 - 0x4002 17FF Reserved Ox4002 1000 - 0x4002 07FF Reserved Ox4002 0C00 - 0x4002 0FFF Reserved Ox4002 0800 - 0x4002 0FFF Reserved Ox4002 0400 - 0x4002 07FF DMA1 Ox4002 0000 - 0x4002 03FF DMA0			0x4002 3C00 - 0x4002 3FFF	Reserved
AHB1 0x4002 3000 - 0x4002 33FF CRC 0x4002 2C00 - 0x4002 2FFF Reserved 0x4002 2800 - 0x4002 2BFF Reserved 0x4002 2400 - 0x4002 27FF Reserved 0x4002 2000 - 0x4002 23FF FMC 0x4002 1C00 - 0x4002 1FFF Reserved 0x4002 1800 - 0x4002 1FFF Reserved 0x4002 1400 - 0x4002 17FF Reserved 0x4002 1000 - 0x4002 13FF RCU 0x4002 1000 - 0x4002 0FFF Reserved 0x4002 0C00 - 0x4002 0FFF Reserved 0x4002 0S00 - 0x4002 0FFF DMA1 0x4002 0000 - 0x4002 03FF DMA0			0x4002 3800 - 0x4002 3BFF	Reserved
Ox4002 3000 - 0x4002 33FF CRC 0x4002 2C00 - 0x4002 2FFF Reserved 0x4002 2800 - 0x4002 2BFF Reserved 0x4002 2400 - 0x4002 27FF Reserved 0x4002 2000 - 0x4002 23FF FMC 0x4002 1C00 - 0x4002 1FFF Reserved 0x4002 1800 - 0x4002 1BFF Reserved 0x4002 1400 - 0x4002 17FF Reserved 0x4002 1000 - 0x4002 13FF RCU 0x4002 0C00 - 0x4002 0FFF Reserved 0x4002 0800 - 0x4002 0FFF Reserved 0x4002 0400 - 0x4002 0FFF DMA1 0x4002 0000 - 0x4002 03FF DMA0			0x4002 3400 - 0x4002 37FF	Reserved
0x4002 2800 - 0x4002 2BFF Reserved 0x4002 2400 - 0x4002 27FF Reserved 0x4002 2000 - 0x4002 23FF FMC 0x4002 1C00 - 0x4002 1FFF Reserved 0x4002 1800 - 0x4002 1BFF Reserved 0x4002 1400 - 0x4002 17FF Reserved 0x4002 1000 - 0x4002 13FF RCU 0x4002 0C00 - 0x4002 0FFF Reserved 0x4002 0800 - 0x4002 0FFF Reserved 0x4002 0400 - 0x4002 07FF DMA1 0x4002 0000 - 0x4002 03FF DMA0			0x4002 3000 - 0x4002 33FF	CRC
0x4002 2400 - 0x4002 27FF Reserved 0x4002 2000 - 0x4002 23FF FMC 0x4002 1C00 - 0x4002 1FFF Reserved 0x4002 1800 - 0x4002 1BFF Reserved 0x4002 1400 - 0x4002 17FF Reserved 0x4002 1000 - 0x4002 13FF RCU 0x4002 0C00 - 0x4002 0FFF Reserved 0x4002 0800 - 0x4002 0BFF Reserved 0x4002 0400 - 0x4002 07FF DMA1 0x4002 0000 - 0x4002 03FF DMA0	Peripheral		0x4002 2C00 - 0x4002 2FFF	Reserved
0x4002 2000 - 0x4002 23FF FMC 0x4002 1C00 - 0x4002 1FFF Reserved 0x4002 1800 - 0x4002 1BFF Reserved 0x4002 1400 - 0x4002 17FF Reserved 0x4002 1000 - 0x4002 13FF RCU 0x4002 0C00 - 0x4002 0FFF Reserved 0x4002 0800 - 0x4002 0BFF Reserved 0x4002 0400 - 0x4002 07FF DMA1 0x4002 0000 - 0x4002 03FF DMA0			0x4002 2800 - 0x4002 2BFF	Reserved
0x4002 1C00 - 0x4002 1FFF Reserved 0x4002 1800 - 0x4002 1BFF Reserved 0x4002 1400 - 0x4002 17FF Reserved 0x4002 1000 - 0x4002 13FF RCU 0x4002 0C00 - 0x4002 0FFF Reserved 0x4002 0800 - 0x4002 0BFF Reserved 0x4002 0400 - 0x4002 07FF DMA1 0x4002 0000 - 0x4002 03FF DMA0			0x4002 2400 - 0x4002 27FF	Reserved
0x4002 1800 - 0x4002 1BFF Reserved 0x4002 1400 - 0x4002 17FF Reserved 0x4002 1000 - 0x4002 13FF RCU 0x4002 0C00 - 0x4002 0FFF Reserved 0x4002 0800 - 0x4002 0BFF Reserved 0x4002 0400 - 0x4002 07FF DMA1 0x4002 0000 - 0x4002 03FF DMA0			0x4002 2000 - 0x4002 23FF	FMC
0x4002 1400 - 0x4002 17FF Reserved 0x4002 1000 - 0x4002 13FF RCU 0x4002 0C00 - 0x4002 0FFF Reserved 0x4002 0800 - 0x4002 0BFF Reserved 0x4002 0400 - 0x4002 07FF DMA1 0x4002 0000 - 0x4002 03FF DMA0			0x4002 1C00 - 0x4002 1FFF	Reserved
0x4002 1000 - 0x4002 13FF RCU 0x4002 0C00 - 0x4002 0FFF Reserved 0x4002 0800 - 0x4002 0BFF Reserved 0x4002 0400 - 0x4002 07FF DMA1 0x4002 0000 - 0x4002 03FF DMA0			0x4002 1800 - 0x4002 1BFF	Reserved
0x4002 0C00 - 0x4002 0FFF Reserved 0x4002 0800 - 0x4002 0BFF Reserved 0x4002 0400 - 0x4002 07FF DMA1 0x4002 0000 - 0x4002 03FF DMA0			0x4002 1400 - 0x4002 17FF	Reserved
0x4002 0800 - 0x4002 0BFF Reserved 0x4002 0400 - 0x4002 07FF DMA1 0x4002 0000 - 0x4002 03FF DMA0			0x4002 1000 - 0x4002 13FF	RCU
0x4002 0400 - 0x4002 07FF DMA1 0x4002 0000 - 0x4002 03FF DMA0			0x4002 0C00 - 0x4002 0FFF	Reserved
0x4002 0000 - 0x4002 03FF DMA0			0x4002 0800 - 0x4002 0BFF	Reserved
			0x4002 0400 - 0x4002 07FF	DMA1
0v4004 9400 0v4004 EEEE Booswood			0x4002 0000 - 0x4002 03FF	DMA0
UX4001 0400 - UX4001 FFFF Reserved			0x4001 8400 - 0x4001 FFFF	Reserved
0x4001 8000 - 0x4001 83FF SDIO			0x4001 8000 - 0x4001 83FF	SDIO
0x4001 7C00 - 0x4001 7FFF Reserved			0x4001 7C00 - 0x4001 7FFF	Reserved
APB2 0x4001 7800 - 0x4001 7BFF Reserved		APB2	0x4001 7800 - 0x4001 7BFF	Reserved
0x4001 7400 - 0x4001 77FF Reserved			0x4001 7400 - 0x4001 77FF	Reserved





Pre-defined Regions	Bus	Address	Peripherals
		0x4001 7000 - 0x4001 73FF	Reserved
		0x4001 6C00 - 0x4001 6FFF	Reserved
		0x4001 6800 - 0x4001 6BFF	Reserved
		0x4001 5C00 - 0x4001 67FF	Reserved
		0x4001 5800 - 0x4001 5BFF	Reserved
		0x4001 5400 - 0x4001 57FF	TIMER10
		0x4001 5000 - 0x4001 53FF	TIMER9
		0x4001 4C00 - 0x4001 4FFF	TIMER8
		0x4001 4800 - 0x4001 4BFF	Reserved
		0x4001 4400 - 0x4001 47FF	Reserved
		0x4001 4000 - 0x4001 43FF	Reserved
		0x4001 3C00 - 0x4001 3FFF	ADC2
		0x4001 3800 - 0x4001 3BFF	USART0
		0x4001 3400 - 0x4001 37FF	TIMER7
		0x4001 3000 - 0x4001 33FF	SPI0
		0x4001 2C00 - 0x4001 2FFF	TIMER0
		0x4001 2800 - 0x4001 2BFF	ADC1
		0x4001 2400 - 0x4001 27FF	ADC0
		0x4001 2000 - 0x4001 23FF	GPIOG
		0x4001 1C00 - 0x4001 1FFF	GPIOF
		0x4001 1800 - 0x4001 1BFF	GPIOE
		0x4001 1400 - 0x4001 17FF	GPIOD
		0x4001 1000 - 0x4001 13FF	GPIOC
		0x4001 0C00 - 0x4001 0FFF	GPIOB
		0x4001 0800 - 0x4001 0BFF	GPIOA
		0x4001 0400 - 0x4001 07FF	EXTI
		0x4001 0000 - 0x4001 03FF	AFIO
		0x4000 CC00 - 0x4000 FFFF	Reserved
		0x4000 C800 - 0x4000 CBFF	CTC
		0x4000 C400 - 0x4000 C7FF	Reserved
		0x4000 C000 - 0x4000 C3FF	Reserved
		0x4000 8000 - 0x4000 BFFF	Reserved
	Λ DD4	0x4000 7C00 - 0x4000 7FFF	Reserved
	APB1	0x4000 7800 - 0x4000 7BFF	Reserved
		0x4000 7400 - 0x4000 77FF	DAC
		0x4000 7000 - 0x4000 73FF	PMU
		0x4000 6C00 - 0x4000 6FFF	BKP
		0x4000 6800 - 0x4000 6BFF	Reserved
		0x4000 6400 - 0x4000 67FF	CAN0





Pre-defined	Bus	Address	Peripherals
Regions		Addiess	reliplierais
		0x4000 6000 - 0x4000 63FF	Shared USBD/CAN SRAM 512
		0x4000 0000 - 0x4000 03FF	bytes
		0x4000 5C00 - 0x4000 5FFF	USBD
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 5000 - 0x4000 53FF	UART4
		0x4000 4C00 - 0x4000 4FFF	UART3
		0x4000 4800 - 0x4000 4BFF	USART2
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	Reserved
		0x4000 3C00 - 0x4000 3FFF	SP12/12S2
		0x4000 3800 - 0x4000 3BFF	SPI1/I2S1
		0x4000 3400 - 0x4000 37FF	Reserved
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	TIMER13
		0x4000 1C00 - 0x4000 1FFF	TIMER12
		0x4000 1800 - 0x4000 1BFF	TIMER11
		0x4000 1400 - 0x4000 17FF	TIMER6
		0x4000 1000 - 0x4000 13FF	TIMER5
		0x4000 0C00 - 0x4000 0FFF	TIMER4
		0x4000 0800 - 0x4000 0BFF	TIMER3
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
		0x2007 0000 - 0x3FFF FFFF	Reserved
		0x2006 0000 - 0x2006 FFFF	Reserved
SRAM	AHB	0x2003 0000 - 0x2005 FFFF	Reserved
		0x2001 8000 - 0x2002 FFFF	Reserved
		0x2000 0000 - 0x2001 7FFF	SRAM
		0x1FFF F810 - 0x1FFF FFFF	Reserved
		0x1FFF F800 - 0x1FFF F80F	Option Bytes
		0x1FFF F000 - 0x1FFF F7FF	
		0x1FFF C010 - 0x1FFF EFFF	D
Code	AHB	0x1FFF C000 - 0x1FFF C00F	Boot loader
		0x1FFF B000 - 0x1FFF BFFF	
		0x1FFF 7A10 - 0x1FFF AFFF	Reserved
		0x1FFF 7800 - 0x1FFF 7A0F	Reserved
		0x1FFF 0000 - 0x1FFF 77FF	Reserved




GD32F303xx Datasheet

Pre-defined Regions	Bus	Address	Peripherals
		0x1FFE C010 - 0x1FFE FFFF	Reserved
		0x1FFE C000 - 0x1FFE C00F	Reserved
		0x1001 0000 - 0x1FFE BFFF	Reserved
		0x1000 0000 - 0x1000 FFFF	Reserved
		0x083C 0000 - 0x0FFF FFFF	Reserved
		0x0830 0000 - 0x083B FFFF	Reserved
		0x0800 0000 - 0x082F FFFF	Main Flash
		0x0030 0000 - 0x07FF FFFF	Reserved
		0x0010 0000 - 0x002F FFFF	Alicand to Main Flack or Post
		0x0002 0000 - 0x000F FFFF	Aliased to Main Flash or Boot loader
		0x0000 0000 - 0x0001 FFFF	ioadei



2.5. Clock tree

Figure 2-6. GD32F303xx clock tree



Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC8M: Internal 8 M RC oscillators IRC40K: Internal 40 K RC oscillator IRC48M: Internal 48 M RC oscillators



2.6. Pin definitions

2.6.1. GD32F303Zx LQFP144 pin definitions

Table 2-4. GD32F303Zx LQFP144 pin definitions

14.5.5 2	0502.	JOOEK EQ.	р с	letinitions I
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PE2	1	VO	5VT	Default: PE2 Alternate: TRACECK, EXMC_A23
PE3	2	VO	5VT	Default: PE3 Alternate: TRACED0, EXMC_A19
PE4	3	VO	5VT	Default: PE4 Alternate: TRACED1, EXMC_A20
PE5	4	VO	5VT	Default: PE5 Alternate: TRACED2, EXMC_A21 Remap: TIMER8_CH0 ⁽³⁾
PE6	5	VO	5VT	Default: PE6 Alternate: TRACED3, EXMC_A22 Remap: TIMER8_CH1 ⁽³⁾
V _{BAT}	6	Р		Default: V _{BAT}
PC13- TAMPER- RTC	7	VO		Default: PC13 Alternate: TAMPER-RTC
PC14- OSC32IN	8	VO		Default: PC14 Alternate: OSC32IN
PC15- OSC32OU T	9	VO		Default: PC15 Alternate: OSC32OUT
PF0	10	VO	5VT	Default: PF0 Alternate: EXMC_A0 Remap: CTC_SYNC
PF1	11	VO	5VT	Default: PF1 Alternate: EXMC_A1
PF2	12	VO	5VT	Default: PF2 Alternate: EXMC_A2
PF3	13	VO	5VT	Default: PF3 Alternate: EXMC_A3
PF4	14	VO	5VT	Default: PF4 Alternate: EXMC_A4
PF5	15	VO	5VT	Default: PF5 Alternate: EXMC_A5
V _{SS_5}	16	Р		Default: V _{SS_5}



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V_{DD_5}	17	Р		Default: V _{DD_5}
PF6	18	VO		Default: PF6 Alternate: ADC2_IN4, EXMC_NIORD Remap: TIMER9_CH0 ⁽³⁾
PF7	19	VO		Default: PF7 Alternate: ADC2_IN5, EXMC_NREG Remap: TIMER10_CH0 ⁽³⁾
PF8	20	VO		Default: PF8 Alternate: ADC2_IN6, EXMC_NIOWR Remap: TIMER12_CH0 ⁽³⁾
PF9	21	VO		Default: PF9 Alternate: ADC2_IN7, EXMC_CD Remap: TIMER13_CH0 ⁽³⁾
PF10	22	VO		Default: PF10 Alternate: ADC2_IN8, EXMC_INTR
OSCIN	23	I		Default: OSCIN Remap: PD0
OSCOUT	24	0		Default: OSCOUT Remap: PD1
NRST	25	VO		Default: NRST
PC0	26	VO		Default: PC0 Alternate: ADC012_IN10
PC1	27	VO		Default: PC1 Alternate: ADC012_IN11
PC2	28	VO		Default: PC2 Alternate: ADC012 IN12
PC3	29	VO		Default: PC3 Alternate: ADC012_IN13
V _{SSA}	30	Р		Default: V _{SSA}
V _{REF} -	31	Р		Default: V _{REF} -
V _{REF+}	32	Р		Default: V _{REF+}
V_{DDA}	33	Р		Default: V _{DDA}
PA0-WKUP	34	VO		Default: PA0 Alternate: WKUP, USART1_CTS, ADC012_IN0, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI
PA1	35	VO		Default: PA1 Alternate: USART1_RTS, ADC012_IN1, TIMER1_CH1, TIMER4_CH1
PA2	36	VO		Default: PA2 Alternate: USART1_TX, ADC012_IN2, TIMER1_CH2, TIMER4_CH2, TIMER8_CH0 ⁽³⁾ , SPI0_IO2



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Default: PA3
PA3	37	VO		Alternate: USART1_RX, ADC012_IN3, TIMER1_CH3,
				TIMER4_CH3, TIMER8_CH1 ⁽³⁾ , SPI0_IO3
V _{SS_4}	38	Р		Default: V _{SS_4}
V_{DD_4}	39	Р		Default: V _{DD_4}
PA4	40	VO		Default: PA4 Alternate: SPI0_NSS, USART1_CK, ADC01_IN4, DAC_OUT0 Remap: SPI2_NSS, I2S2_WS
DA 5	44	1/0		Default: PA5
PA5	41	VO		Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1
PA6	42	VO		Default: PA6 Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0, TIMER7_BRKIN, TIMER12_CH0 ⁽³⁾ Remap: TIMER0_BRKIN
PA7	43	VO		Default: PA7 Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1, TIMER7_CH0_ON, TIMER13_CH0 ⁽³⁾ Remap: TIMER0_CH0_ON
PC4	44	VO		Default: PC4 Alternate: ADC01_IN14
PC5	45	VO		Default: PC5
PB0	46	VO		Alternate: ADC01_IN15 Default: PB0 Alternate: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON Remap: TIMER0_CH1_ON
PB1	47	VO		Default: PB1 Alternate: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON Remap: TIMER0_CH2_ON
PB2	48	VO	5VT	Default: PB2, BOOT1
PF11	49	VO	5VT	Default: PF11 Alternate: EXMC_NIOS16
PF12	50	VO	5VT	Default: PF12 Alternate: EXMC_A6
V _{SS_6}	51	Р		Default: V _{SS_6}
V _{DD_6}	52	Р		Default: V _{DD_6}
PF13	53	VO	5VT	Default: PF13 Alternate: EXMC_A7
PF14	54	VO	5VT	Default: PF14 Alternate: EXMC_A8



_				GD321 303XX DalaSHEE
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PF15	55	VO	5VT	Default: PF15 Alternate: EXMC A9
PG0	56	VO	5VT	Default: PG0 Alternate: EXMC_A10
PG1	57	VO	5VT	Default: PG1 Alternate: EXMC_A11
PE7	58	VO	5VT	Default: PE7 Alternate: EXMC_D4 Remap: TIMER0_ETI
PE8	59	VO	5VT	Default: PE8 Alternate: EXMC_D5 Remap: TIMER0_CH0_ON
PE9	60	VO	5VT	Default: PE9 Alternate: EXMC_D6 Remap: TIMER0_CH0
V _{SS_7}	61	Р		Default: V _{SS 7}
V _{DD_7}	62	Р		Default: V _{DD_7}
PE10	63	VO	5VT	Default: PE10 Alternate: EXMC_D7 Remap: TIMER0_CH1_ON
PE11	64	VO	5VT	Default: PE11 Alternate: EXMC_D8 Remap: TIMER0_CH1
PE12	65	VO	5VT	Default: PE12 Alternate: EXMC_D9 Remap: TIMER0_CH2_ON
PE13	66	VO	5VT	Default: PE13 Alternate: EXMC_D10 Remap: TIMER0_CH2
PE14	67	VO	5VT	Default: PE14 Alternate: EXMC_D11 Remap: TIMER0_CH3
PE15	68	VO	5VT	Default: PE15 Alternate: EXMC_D12 Remap: TIMER0_BRKIN
PB10	69	VO	5VT	Default: PB10 Alternate: I2C1_SCL, USART2_TX Remap: TIMER1_CH2
PB11	70	VO	5VT	Default: PB11 Alternate: I2C1_SDA, USART2_RX Remap: TIMER1_CH3
V _{SS_1}	71	Р		Default: V _{SS_1}
V_{DD_1}	72	Р		Default: V _{DD_1}



_				ODOZI OOOAA DalaSIICC
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PB12	73	VO	5VT	Default: PB12 Alternate: SP11_NSS, I2C1_SMBA, USART2_CK, TIMER0_BRKIN, I2S1_WS
PB13	74	VO	5VT	Default: PB13 Alternate: SP1_SCK, USART2_CTS, TIMER0_CH0_ON, I2S1_CK
PB14	75	VO	5VT	Default: PB14 Alternate: SP1_MISO, USART2_RTS, TIMER0_CH1_ON, TIMER11_CH0 ⁽³⁾
PB15	76	VO	5VT	Default: PB15 Alternate: SP11_MOSI, TIMER0_CH2_ON, I2S1_SD, TIMER1_1_CH1 ⁽³⁾
PD8	77	VO	5VT	Default: PD8 Alternate: EXMC_D13 Remap: USART2_TX
PD9	78	VO	5VT	Default: PD9 Alternate: EXMC_D14 Remap: USART2_RX
PD10	79	VO	5VT	Default: PD10 Alternate: EXMC_D15 Remap: USART2_CK
PD11	80	VO	5VT	Default: PD11 Alternate: EXMC_A16 Remap: USART2_CTS
PD12	81	VO	5VT	Default: PD12 Alternate: EXMC_A17 Remap: TIMER3_CH0, USART2_RTS
PD13	82	VO	5VT	Default: PD13 Alternate: EXMC_A18 Remap: TIMER3_CH1
V _{SS_8}	83	Р		Default: V _{SS_8}
V _{DD_8}	84	Р		Default: V _{DD_8}
PD14	85	VO	5VT	Default: PD14 Alternate: EXMC_D0 Remap: TIMER3_CH2
PD15	86	VO	5VT	Default: PD15 Alternate: EXMC_D1 Remap: TIMER3_CH3, CTC_SYNC
PG2	87	VO	5VT	Default: PG2 Alternate: EXMC_A12
PG3	88	VO	5VT	Default: PG3 Alternate: EXMC_A13
PG4	89	VO	5VT	Default: PG4
L				



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: EXMC_A14
				Default: PG5
PG5	90	VO	5VT	Alternate: EXMC_A15
				Default: PG6
PG6	91	VO	5VT	Alternate: EXMC_INT1
				Default: PG7
PG7	92	VO	5VT	Alternate: EXMC_INT2
PG8	93	VO	5VT	Default: PG8
V _{SS 9}	94	Р		Default: V _{SS 9}
V _{DD} 9	95	P		Default: V _{DD 9}
V DD_9	33	'		Default: PC6
PC6	96	VO	5VT	Alternate: I2S1_MCK, TIMER7_CH0, SDIO_D6
100	90	10	3 7 1	Remap: TIMER2_CH0
				Default: PC7
PC7	97	VO	5VT	Alternate: I2S2_MCK, TIMER7_CH1, SDIO_D7
FOI	91	VO	371	Remap: TIMER2_CH1
				Default: PC8
PC8	98	VO	5VT	Alternate: TIMER7_CH2, SDIO_D0
100	30	70	3 1	Remap: TIMER2_CH2
				Default: PC9
PC9	99	VO	5VT	Alternate: TIMER7_CH3, SDIO_D1
. 00	00	, 0		Remap: TIMER2_CH3
				Default: PA8
PA8	100	VO.	5VT	Alternate: USARTO_CK, TIMERO_CHO, CK_OUTO,
1710	100	, 0		CTC_SYNC
				Default: PA9
PA9	101	VO	5VT	Alternate: USART0_TX, TIMER0_CH1
				Default: PA10
PA10	102	VO	5VT	Alternate: USART0_RX, TIMER0_CH2
				Default: PA11
PA11	103	VO	5VT	Alternate: USART0_CTS, CAN0_RX, USBDM,
				TIMERO_CH3
				Default: PA12
PA12	104	VO	5VT	Alternate: USARTO_RTS, CANO_TX, TIMERO_ETI,
				USBDP
DA 40	405	1/0	E) /T	Default: JTMS, SWDIO
PA13	105	VO	5V I	Remap: PA13
NC	106	-		-
V _{SS_2}	107	Р		Default: V _{SS_2}
	108	Р		Default: V _{DD_2}
				Default: JTCK, SWCLK
PA14	109	VO	5VT	Remap: PA14
PA 13	105	VO - P	5VT 5VT 5VT	USBDP Default: JTMS, SWDIO Remap: PA13 - Default: V _{SS_2} Default: V _{DD_2} Default: JTCK, SWCLK



				GD321 303XX DalaSHEE
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PA15	110	VO	5VT	Default: JTDI Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS
PC10	111	VO	5VT	Default: PC10 Alternate: UART3_TX, SDIO_D2 Remap: USART2_TX, SPI2_SCK, I2S2_CK
PC11	112	VO	5VT	Default: PC11 Alternate: UART3_RX, SDIO_D3 Remap: USART2_RX, SPI2_MISO
PC12	113	VO	5VT	Default: PC12 Alternate: UART4_TX, SDIO_CK Remap: USART2_CK, SPI2_MOS1, I2S2_SD
PD0	114	VO	5VT	Default: PD0 Alternate: EXMC_D2 Remap: CAN0_RX, OSCIN
PD1	115	VO	5VT	Default: PD1 Alternate: EXMC_D3 Remap: CAN0_TX, OSCOUT
PD2	116	VO	5VT	Default: PD2 Alternate: TIMER2_ETI, SDIO_CMD, UART4_RX
PD3	117	VO	5VT	Default: PD3 Alternate: EXMC_CLK Remap: USART1_CTS
PD4	118	VO	5VT	Default: PD4 Alternate: EXMC_NOE Remap: USART1_RTS
PD5	119	VO	5VT	Default: PD5 Alternate: EXMC_NWE Remap: USART1_TX
V _{SS_10}	120	Р		Default: V _{SS_10}
V _{DD_10}	121	Р		Default: V _{DD_10}
PD6	122	VO	5VT	Default: PD6 Alternate: EXMC_NWAIT Remap: USART1_RX
PD7	123	VO	5VT	Default: PD7 Alternate: EXMC_NE0, EXMC_NCE1 Remap: USART1_CK
PG9	124	VO	5VT	Default: PG9 Alternate: EXMC_NE1, EXMC_NCE2
PG10	125	VO	5VT	Default: PG10 Alternate: EXMC_NCE3_0, EXMC_NE2
PG11	126	VO	5VT	Default: PG11



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: EXMC_NCE3_1
PG12	127	VO	5VT	Default: PG12 Alternate: EXMC_NE3
PG13	128	VO	5VT	Default: PG13 Alternate: EXMC_A24
PG14	129	VO	5VT	Default: PG14 Alternate: EXMC_A25
V _{SS_11}	130	Р		Default: V _{SS 11}
V _{DD_11}	131	Р		Default: V _{DD_11}
PG15	132	VO	5VT	Default: PG15
				Default: JTDO
PB3	133	VO	5VT	Alternate: SPI2_SCK, I2S2_CK Remap: PB3, TRACESWO, TIMER1_CH1, SPI0_SCK
PB4	134	VO	5VT	Default: NJTRST Alternate: SPI2_MISO Remap: TIMER2_CH0, PB4, SPI0_MISO
PB5	135	VO		Default: PB5 Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD Remap: TIMER2_CH1, SPI0_MOSI
PB6	136	VO	5VT	Default: PB6 Alternate: I2C0_SCL, TIMER3_CH0 Remap: USART0_TX, SPI0_IO2
PB7	137	VO	5VT	Default: PB7 Alternate: I2C0_SDA, TIMER3_CH1, EXMC_NADV Remap: USART0_RX, SPI0_IO3
воото	138	I		Default: BOOT0
PB8	139	VO	5VT	Default: PB8 Alternate: TIMER3_CH2, SDIO_D4, TIMER9_CH0 ⁽³⁾ Remap: I2C0_SCL, CAN0_RX
PB9	140	VO	5VT	Default: PB9 Alternate: TIMER3_CH3, SDIO_D5, TIMER10_CH0 ⁽³⁾ Remap: I2C0_SDA, CAN0_TX
PE0	141	VO	5VT	Default: PE0 Alternate: TIMER3_ETI, EXMC_NBL0
PE1	142	VO	5VT	Default: PE1 Alternate: EXMC_NBL1
V _{SS_3}	143	Р		Default: V _{SS_3}
V _{DD_3}	144	Р		Default: V _{DD_3}

Notes

(1) Type: I = input, O = output, P = power.

(2)I/O Level: 5VT = 5 V tolerant.



(3)Functions are available in GD32F303ZG/I/K devices.



2.6.2. GD32F303Vx LQFP100 pin definitions

Table 2-5. GD32F303Vx LQFP100 pin definitions

14315 2 51	0202.	JUUTA E		i definitions
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PE2	1	VO	5VT	Default: PE2 Alternate: TRACECK, EXMC_A23
PE3	2	VO	5VT	Default: PE3 Alternate: TRACED0, EXMC_A19
PE4	3	VO	5VT	Default: PE4 Alternate: TRACED1, EXMC_A20
PE5	4	VO	5VT	Default: PE5 Alternate: TRACED2, EXMC_A21 Remap: TIMER8_CH0 ⁽³⁾
PE6	5	VO	5VT	Default: PE6 Alternate: TRACED3, EXMC_A22 Remap: TIMER8_CH1 ⁽³⁾
V_{BAT}	6	Р		Default: V _{BAT}
PC13- TAMPER- RTC	7	VO		Default: PC13 Alternate: TAMPER-RTC
PC14- OSC32IN	8	VO		Default: PC14 Alternate: OSC32IN
PC15- OSC32OU T	9	VO		Default: PC15 Alternate: OSC32OUT
V _{SS_5}	10	Р		Default: V _{SS_5}
V_{DD_5}	11	Р		Default: V _{DD_5}
OSCIN	12	I		Default: OSCIN Remap: PD0
OSCOUT	13	0		Default: OSCOUT Remap: PD1
NRST	14	1/0		Default: NRST
PC0	15	VO		Default: PC0 Alternate: ADC012_IN10
PC1	16	VO		Default: PC1 Alternate: ADC012_IN11
PC2	17	VO		Default: PC2 Alternate: ADC012_IN12
PC3	18	VO		Default: PC3 Alternate: ADC012_IN13
V _{SSA}	19	Р		Default: V _{SSA}
V _{REF} -	20	Р		Default: V _{REF} .



				GD321 303XX DataSHee
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V _{REF+}	21	Р		Default: V _{REF+}
V_{DDA}	22	Р		Default: V _{DDA}
PA0-WKUP	23	VO		Default: PA0 Alternate: WKUP, USART1_CTS, ADC012_IN0, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI
PA1	24	VO		Default: PA1 Alternate: USART1_RTS, ADC012_IN1, TIMER1_CH1, TIMER4_CH1
PA2	25	VO		Default: PA2 Alternate: USART1_TX, ADC012_IN2, TIMER1_CH2, TIMER4_CH2, TIMER8_CH0 ⁽³⁾ , SPI0_IO2
PA3	26	VO		Default: PA3 Alternate: USART1_RX, ADC012_IN3, TIMER1_CH3, TIMER4_CH3, TIMER8_CH1 ⁽³⁾ , SPI0_IO3
V _{SS_4}	27	Р		Default: V _{SS_4}
V_{DD_4}	28	Р		Default: V _{DD_4}
PA4	29	VO		Default: PA4 Alternate: SPI0_NSS, USART1_CK, ADC01_IN4, DAC_OUT0 Remap: SPI2_NSS, I2S2_WS
PA5	30	VO		Default: PA5 Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1
PA6	31	VO		Default: PA6 Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0, TIMER7_BRKIN, TIMER12_CH0 ⁽³⁾ Remap: TIMER0_BRKIN
PA7	32	VO		Default: PA7 Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1, TIMER7_CH0_ON, TIMER13_CH0 ⁽³⁾ Remap: TIMER0_CH0_ON
PC4	33	VO		Default: PC4 Alternate: ADC01_IN14
PC5	34	VO		Default: PC5 Alternate: ADC01_IN15
PB0	35	VO		Default: PB0 Alternate: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON Remap: TIMER0_CH1_ON
PB1	36	VO		Default: PB1 Alternate: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON Remap: TIMER0_CH2_ON



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PB2	37	VO	5VT	Default: PB2, BOOT1
				Default: PE7
PE7	38	VO	5VT	Alternate: EXMC_D4
				Remap: TIMER0_ETI
				Default: PE8
PE8	39	VO	5VT	Alternate: EXMC_D5
				Remap: TIMER0_CH0_ON
				Default: PE9
PE9	40	VO	5VT	Alternate: EXMC_D6
				Remap: TIMER0_CH0
				Default: PE10
PE10	41	VO	5VT	Alternate: EXMC_D7
				Remap: TIMER0_CH1_ON
				Default: PE11
PE11	42	VO	5VT	Alternate: EXMC_D8
				Remap: TIMER0_CH1
				Default: PE12
PE12	43	VO	VO 5VT	Alternate: EXMC_D9
				Remap: TIMER0_CH2_ON
				Default: PE13
PE13	44	VO	5VT	Alternate: EXMC_D10
				Remap: TIMER0_CH2
				Default: PE14
PE14	45	VO	5VT	Alternate: EXMC_D11
				Remap: TIMER0_CH3
				Default: PE15
PE15	46	VO	5VT	Alternate: EXMC_D12
				Remap: TIMER0_BRKIN
				Default: PB10
PB10	47	VO	5VT	Alternate: I2C1_SCL, USART2_TX
				Remap: TIMER1_CH2
				Default: PB11
PB11	48	VO	5VT	Alternate: I2C1_SDA, USART2_RX
		_		Remap: TIMER1_CH3
V _{SS_1}	49	P		Default: V _{SS_1}
V_{DD_1}	50	Р		Default: V _{DD_1}
				Default: PB12
PB12	PB12 51	VO	5VT	Alternate: SPI1_NSS, I2C1_SMBA, USART2_CK,
				TIMERO_BRKIN, I2S1_WS
				Default: PB13
PB13	52	VO	5VT	Alternate: SPI1_SCK, USART2_CTS,
				TIMER0_CH0_ON, I2S1_CK
PB14	53	VO	5VT	Default: PB14



		Pin	I/O	
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
				Alternate: SPI1_MISO, USART2_RTS,
				TIMER0_CH1_ON, TIMER11_CH0 ⁽³⁾
				Default: PB15
PB15	54	VO	5VT	Alternate: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD,
				TIMER11_CH1 ⁽³⁾
DD 0			-> /	Default: PD8
PD8	55	VO	5VT	Alternate: EXMC_D13
				Remap: USART2_TX Default: PD9
PD9	56	VO	5VT	Alternate: EXMC_D14
PD9	56	10	371	Remap: USART2_RX
				Default: PD10
PD10	57	VO	5VT	Alternate: EXMC D15
15.0			011	Remap: USART2_CK
				Default: PD11
PD11	58	VO	5VT	Alternate: EXMC_A16
				Remap: USART2_CTS
			5VT	Default: PD12
PD12	59	VO		Alternate: EXMC_A17
				Remap: TIMER3_CH0, USART2_RTS
			5VT	Default: PD13
PD13	60	VO		Alternate: EXMC_A18
				Remap: TIMER3_CH1
			5VT	Default: PD14
PD14	61	VO		Alternate: EXMC_D0
				Remap: TIMER3_CH2
			5VT	Default: PD15
PD15	62	VO		Alternate: EXMC_D1
				Remap: TIMER3_CH3, CTC_SYNC
DOC	00	1/0	E\	Default: PC6 Alternate: L2S1_MCK, TIMER7_CH0, SDIO_D6
PC6	63	VO	5VT	Remap: TIMER2_CH0
				Default: PC7
PC7	64	VO	5VT	Alternate: I2S2_MCK, TIMER7_CH1, SDIO_D7
1 0,			011	Remap: TIMER2_CH1
	PC8 65 VO		Default: PC8	
PC8		VO	5VT	Alternate: TIMER7_CH2, SDIO_D0
				Remap: TIMER2_CH2
				Default: PC9
PC9	66	VO	5VT	Alternate: TIMER7_CH3, SDIO_D1
				Remap: TIMER2_CH3
PA8	67	VO	5VT	Default: PA8
170	07	,,,	3 1	Alternate: USART0_CK, TIMER0_CH0, CK_OUT0,



Pin Name Pins Pin I/O Functions do	escription
CTC_SYNC	
Default: PA9	
PA9 68 VO 5VT Alternate: USART0_TX, TIME	:R0_CH1
Default: PA10	
PA10 69 VO 5VT Alternate: USARTO_RX, TIME	ER0_CH2
Default: PA11	
PA11 70 VO 5VT Alternate: USART0_CTS, CA	NO_RX, USBDM,
TIMER0_CH3	
Default: PA12	
PA12 71 VO 5VT Alternate: USARTO_RTS, CA	NO_TX, TIMERO_ETI,
USBDP	
PA13 72 VO 5VT Default: JTMS, SWDIO	
Remap: PA13	
NC 73	
V _{SS_2} 74 P Default: V _{SS_2}	
V _{DD_2} 75 P Default: V _{DD_2}	
Default: JTCK, SWCLK	
PA14 76 VO 5VT Remap: PA14	
Default: JTDI	
PA15 77 VO 5VT Alternate: SPI2_NSS, I2S2_W	VS
Remap: TIMER1_CH0, TIMEF	R1_ETI, PA15, SPI0_NSS
Default: PC10	
PC10 78 VO 5VT Alternate: UART3_TX, SDIO_	
Remap: USART2_TX, SPI2_S	SCK, I2S2_CK
Default: PC11	Do.
PC11 79 VO 5VT Alternate: UART3_RX, SDIO_	
Remap: USART2_RX, SPI2_N	VIISO
PC12 80 VO 5VT Alternate: UART4_TX, SDIO_	CK
Remap: USART2_CK, SPI2_N	
Default: PD0	VICO1, 1202_OD
PD0 81 VO 5VT Alternate: EXMC_D2	
Remap: CANO_RX, OSCIN	
Default: PD1	
PD1 82 VO 5VT Alternate: EXMC_D3	
Remap: CANO_TX, OSCOUT	
Default: PD2	
PD2 83 VO 5VT Alternate: TIMER2_ETI, SDIC	_CMD, UART4_RX
Default: PD3	
PD3 84 VO 5VT Alternate: EXMC_CLK	
Remap: USART1_CTS	
PD4 85 VO 5VT Default: PD4	
PD4 85 VO 5VT Alternate: EXMC_NOE	3′



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Remap: USART1_RTS
				Default: PD5
PD5	86	VO.	5VT	Alternate: EXMC_NWE
		_		Remap: USART1_TX
				Default: PD6
PD6	87	VO	5VT	Alternate: EXMC_NWAIT
				Remap: USART1_RX
				Default: PD7
PD7	88	VO	5VT	Alternate: EXMC_NE0, EXMC_NCE1
				Remap: USART1_CK
				Default: JTDO
PB3	89	VO	5VT	Alternate: SPI2_SCK, I2S2_CK
				Remap: PB3, TRACESWO, TIMER1_CH1, SPI0_SCK
				Default: NJTRST
PB4	90	VO	5VT	Alternate: SPI2_MISO
				Remap: TIMER2_CH0, PB4, SPI0_MISO
		91 VO		Default: PB5
PB5	91			Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD
				Remap: TIMER2_CH1, SPI0_MOSI
				Default: PB6
PB6	92	VO	5VT	Alternate: I2C0_SCL, TIMER3_CH0
				Remap: USARTO_TX, SPIO_IO2
			_,	Default: PB7
PB7	93	VO	5VT	Alternate: I2C0_SDA, TIMER3_CH1, EXMC_NADV
		_		Remap: USARTO_RX, SPI0_IO3
BOOT0	94	I		Default: BOOT0
DD 0	0.5	1/0	E) / T	Default: PB8
PB8	95	VO	5VT	Alternate: TIMER3_CH2, SDIO_D4, TIMER9_CH0 ⁽³⁾
				Remap: I2C0_SCL, CAN0_RX
55.0			-> /	Default: PB9
PB9	96	VO	5VT	Alternate: TIMER3_CH3, SDIO_D5, TIMER10_CH0 ⁽³⁾
				Remap: I2C0_SDA, CAN0_TX
PE0	97	VO	5VT	Default: PE0
				Alternate: TIMER3_ETI, EXMC_NBL0 Default: PE1
PE1	98	VO	5VT	Alternate: EXMC_NBL1
V _{SS_3}	99	P		Default: V _{SS 3}
				_
V_{DD_3}	100	Р		Default: V _{DD_3}

Notes:

(1) Type: I = input, O = output, P = power.

(2)I/O Level: 5VT = 5 V tolerant.

(3) Functions are available in GD32F303VG/I/K devices.



2.6.3. GD32F303Rx LQFP64 pin definitions

Table 2-6. GD32F303Rx LQFP64 pin definitions

			VO.	
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V _{BAT}	1	P		Default: V _{BAT}
PC13- TAMPER- RTC	2	VO		Default: PC13 Alternate: TAMPER-RTC
PC14- OSC32IN	3	VO		Default: PC14 Alternate: OSC32IN
PC15- OSC32OU T	4	VO		Default: PC15 Alternate: OSC32OUT
OSCIN	5	I		Default: OSCIN Remap: PD0 ⁽⁴⁾
OSCOUT	6	0		Default: OSCOUT Remap: PD1 ⁽⁴⁾
NRST	7	VO		Default: NRST
PC0	8	VO		Default: PC0 Alternate: ADC012_IN10
PC1	9	VO		Default: PC1 Alternate: ADC012_IN11
PC2	10	VO		Default: PC2 Alternate: ADC012_IN12
PC3	11	VO		Default: PC3 Alternate: ADC012_IN13
V _{SSA}	12	Р		Default: V _{SSA}
V_{DDA}	13	Р		Default: V _{DDA}
PA0-WKUP	14	VO		Default: PA0 Alternate: WKUP, USART1_CTS, ADC012_IN0, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI
PA1	15	VO		Default: PA1 Alternate: USART1_RTS, ADC012_IN1, TIMER1_CH1, TIMER4_CH1
PA2	16	VO		Default: PA2 Alternate: USART1_TX, ADC012_IN2, TIMER1_CH2, TIMER4_CH2, TIMER8_CH0 ⁽³⁾ , SPI0_IO2
PA3	17	VO		Default: PA3 Alternate: USART1_RX, ADC012_IN3, TIMER1_CH3, TIMER4_CH3, TIMER8_CH1 ⁽³⁾ , SPI0_IO3
V_{SS_4}	18	Р		Default: V _{SS_4}



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V _{DD 4}	19	Р		Default: V _{DD 4}
_				Default: PA4
PA4	20	VO		Alternate: SPI0_NSS, USART1_CK, ADC01_IN4, DAC_OUT0 Remap:SPI2_NSS, I2S2_WS
PA5	21	VO		Default: PA5 Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1
PA6	22	VO		Default: PA6 Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0, TIMER7_BRKIN, TIMER12_CH0 ⁽³⁾ Remap: TIMER0_BRKIN
PA7	23	VO		Default: PA7 Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1, TIMER7_CH0_ON, TIMER13_CH0 ⁽³⁾ Remap: TIMER0_CH0_ON
PC4	24	VO		Default: PC4 Alternate: ADC01_IN14
PC5	25	VO		Default: PC5 Alternate: ADC01_IN15
PB0	26	VO		Default: PB0 Alternate: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON Remap: TIMER0_CH1_ON
PB1	27	VO		Default: PB1 Alternate: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON Remap: TIMER0_CH2_ON
PB2	28	VO	5VT	Default: PB2, BOOT1
PB10	29	VO	5VT	Default: PB10 Alternate: I2C1_SCL, USART2_TX Remap: TIMER1_CH2
PB11	30	VO	5VT	Default: PB11 Alternate: I2C1_SDA, USART2_RX Remap: TIMER1_CH3
V _{SS_1}	31	Р		Default: V _{SS_1}
V _{DD_1}	32	Р		Default: V _{DD_1}
PB12	33	VO	5VT	Default: PB12 Alternate: SPI1_NSS, I2C1_SMBA, USART2_CK, TIMER0_BRKIN, I2S1_WS
PB13	34	VO	5VT	Default: PB13 Alternate: SP1_SCK, USART2_CTS, TIMER0_CH0_ON, I2S1_CK



				GD321 303XX DataShee
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PB14	35	VO	5VT	Default: PB14 Alternate: SP1_MISO, USART2_RTS, TIMER0_CH1_ON, TIMER11_CH0 ⁽³⁾
PB15	36	VO	5VT	Default: PB15 Alternate: SP1_MOSI, TIMER0_CH2_ON, I2S1_SD, TIMER1_1_CH1 ⁽³⁾
PC6	37	VO	5VT	Default: PC6 Alternate: l2S1_MCK, TIMER7_CH0, SDIO_D6 Remap: TIMER2_CH0
PC7	38	VO	5VT	Default: PC7 Alternate: l2S2_MCK, TIMER7_CH1, SDIO_D7 Remap: TIMER2_CH1
PC8	39	VO	5VT	Default: PC8 Alternate: TIMER7_CH2, SDIO_D0 Remap: TIMER2_CH2
PC9	40	VO	5VT	Default: PC9 Alternate: TIMER7_CH3, SDIO_D1 Remap: TIMER2_CH3
PA8	41	VO	5VT	Default: PA8 Alternate: USARTO_CK, TIMERO_CH0, CK_OUT0, CTC_SYNC
PA9	42	VO	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1
PA 10	43	VO	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2
PA11	44	VO	5VT	Default: PA11 Alternate: USART0_CTS, CAN0_RX, USBDM, TIMER0_CH3
PA12	45	VO	5VT	Default: PA12 Alternate: USARTO_RTS, CAN0_TX, TIMER0_ETI, USBDP
PA13	46	VO	5VT	Default: JTMS, SWDIO Remap: PA13
V _{SS_2}	47	Р		Default: V _{SS_2}
V_{DD_2}	48	Р		Default: V _{DD 2}
PA14	49	VO	5VT	Default: JTCK, SWCLK Remap: PA14
PA15	50	VO	5VT	Default: JTDI Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS
PC10	51	VO	5VT	Default: PC10 Alternate: UART3_TX, SDIO_D2



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Remap: USART2_TX, SPI2_SCK, I2S2_CK
PC11	52	VO	5VT	Default: PC11 Alternate: UART3_RX, SDIO_D3 Remap: USART2_RX, SPI2_MISO
PC12	53	VO	5VT	Default: PC12 Alternate: UART4_TX, SDIO_CK Remap: USART2_CK, SPI2_MOS1, I2S2_SD
PD2	54	VO	5VT	Default: PD2 Alternate: TIMER2_ETI, SDIO_CMD, UART4_RX
PB3	55	VO	5VT	Default: JTDO Alternate:SPI2_SCK, I2S2_CK Remap: PB3, TRACESWO, TIMER1_CH1, SPI0_SCK
PB4	56	VO	5VT	Default: NJTRST Alternate: SPI2_MISO Remap: TIMER2_CH0, PB4, SPI0_MISO
PB5	57	VO		Default: PB5 Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD Remap: TIMER2_CH1, SPI0_MOSI
PB6	58	VO	5VT	Default: PB6 Alternate: I2C0_SCL, TIMER3_CH0 Remap: USART0_TX, SPI0_IO2
PB7	59	VO	5VT	Default: PB7 Alternate: I2C0_SDA , TIMER3_CH1 Remap: USART0_RX, SPI0_IO3
воото	60	I		Default: BOOT0
PB8	61	VO	5VT	Default: PB8 Alternate: TIMER3_CH2, SDIO_D4, TIMER9_CH0 ⁽³⁾ Remap: I2C0_SCL, CAN0_RX
PB9	62	VO	5VT	Default: PB9 Alternate: TIMER3_CH3, SDIO_D5, TIMER10_CH0 ⁽³⁾ Remap: I2C0_SDA, CAN0_TX
V _{SS_3}	63	Р		Default: V _{SS_3}
V _{DD_3}	64	Р		Default: V _{DD_3}

Notes:

(1) Type: I = input, O = output, P = power.

(2)I/O Level: 5VT = 5 V tolerant.

(3)Functions are available in GD32F303RG/I/K devices.

(4)PD0/PD1 cannot be used for EXTI in this package.



2.6.4. GD32F303Cx LQFP48 pin definitions

Table 2-7. GD32F303Cx LQFP48 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
V_{BAT}	1	Р		Default: V _{BAT}
PC13- TAMPER- RTC	2	VO		Default: PC13 Alternate: TAMPER-RTC
PC14- OSC32IN	3	VO		Default: PC14 Alternate: OSC32IN
PC15- OSC32OU T	4	VO		Default: PC15 Alternate: OSC32OUT
OSCIN	5	I		Default: OSCIN Remap: PD0 ⁽⁴⁾
OSCOUT	6	0		Default: OSCOUT Remap: PD1 ⁽⁴⁾
NRST	7	VO		Default: NRST
V _{SSA}	8	Р		Default: V _{SSA}
V_{DDA}	9	Р		Default: V _{DDA}
PA0-WKUP	10	0/		Default: PA0 Alternate: WKUP, USART1_CTS, ADC012_IN0, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0
PA1	11	VO		Default: PA1 Alternate: USART1_RTS, ADC012_IN1, TIMER1_CH1, TIMER4_CH1
PA2	12	VO		Default: PA2 Alternate: USART1_TX, ADC012_IN2, TIMER1_CH2, TIMER4_CH2, TIMER8_CH0 ⁽³⁾ , SPI0_IO2
PA3	13	VO		Default: PA3 Alternate: USART1_RX, ADC012_IN3, TIMER1_CH3, TIMER4_CH3, TIMER8_CH1 ⁽³⁾ , SPI0_IO3
PA4	14	VO		Default: PA4 Alternate: SPI0_NSS, USART1_CK, ADC01_IN4, DAC_OUT0 Remap:SPI2_NSS, I2S2_WS
PA5	15	VO		Default: PA5 Alternate: SPI0_SCK, ADC01_IN5, DAC_OUT1
PA6	16	VO		Default: PA6 Alternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0, TIMER12_CH0 ⁽³⁾ Remap: TIMER0_BRKIN



				ODOZI OOOXX Dalastice
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PA7	17	VO		Default: PA7 Alternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1, TIMER13_CH0 ⁽³⁾ Remap: TIMER0_CH0_ON
PB0	18	VO		Default: PB0 Alternate: ADC01_IN8, TIMER2_CH2 Remap: TIMER0_CH1_ON
PB1	19	VO		Default: PB1 Alternate: ADC01_IN9, TIMER2_CH3 Remap: TIMER0_CH2_ON
PB2	20	VO	5VT	Default: PB2, BOOT1
PB10	21	VO	5VT	Default: PB10 Alternate: I2C1_SCL, USART2_TX Remap: TIMER1_CH2
PB11	22	VO	5VT	Default: PB11 Alternate: I2C1_SDA, USART2_RX Remap: TIMER1_CH3
V _{SS_1}	23	Р		Default: V _{SS_1}
V_{DD_1}	24	Р		Default: V _{DD_1}
PB12	25	VO	5VT	Default: PB12 Alternate: SP1_NSS, I2C1_SMBA, USART2_CK, TIMER0_BRKIN, I2S1_WS
PB13	26	VO	5VT	Default: PB13 Alternate: SPI1_SCK, USART2_CTS, TIMER0_CH0_ON, I2S1_CK
PB14	27	VO	5VT	Default: PB14 Alternate: SPl1_MISO, USART2_RTS, TIMER0_CH1_ON, TIMER11_CH0 ⁽³⁾
PB15	28	VO	5VT	Default: PB15 Alternate: SP1_MOSI, TIMER0_CH2_ON, I2S1_SD, TIMER11_CH1 ⁽³⁾
PA8	29	VO	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT0, CTC_SYNC
PA9	30	VO	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1
PA 10	31	VO	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2
PA11	32	VO	5VT	Default: PA11 Alternate: USART0_CTS, CAN0_RX, USBDM, TIMER0_CH3
PA 12	33	VO	5VT	Default: PA12 Alternate: USART0_RTS, CAN0_TX, TIMER0_ETI,



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				USBDP
PA13	34	VO	5VT	Default: JTMS, SWDIO Remap: PA13
V _{SS_2}	35	Р		Default: V _{SS 2}
V _{DD_2}	36	Р		Default: V _{DD 2}
PA14	37	VO	5VT	Default: JTCK, SWCLK Remap: PA14
PA 15	38	VO	5VT	Default: JTDI Alternate: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS
PB3	39	VO	5VT	Default: JTDO Alternate:SPI2_SCK, I2S2_CK Remap: PB3, TRACESWO, TIMER1_CH1, SPI0_SCK
PB4	40	VO	5VT	Default: NJTRST Alternate: SPI2_MISO Remap: TIMER2_CH0, PB4, SPI0_MISO
PB5	41	VO		Default: PB5 Alternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD Remap: TIMER2_CH1, SPI0_MOSI
PB6	42	VO	5VT	Default: PB6 Alternate: I2C0_SCL, TIMER3_CH0 Remap: USART0_TX, SPI0_IO2
PB7	43	VO	5VT	Default: PB7 Alternate: I2C0_SDA , TIMER3_CH1 Remap: USART0_RX, SPI0_IO3
воото	44	I		Default: BOOT0
PB8	45	VO	5VT	Default: PB8 Alternate: TIMER3_CH2, TIMER9_CH0 ⁽³⁾ Remap: I2C0_SCL, CAN0_RX
PB9	46	VO	5VT	Default: PB9 Alternate: TIMER3_CH3, TIMER10_CH0 ⁽³⁾ Remap: I2C0_SDA, CAN0_TX
V _{SS_3}	47	Р		Default: V _{SS_3}
V_{DD_3}	48	Р		Default: V _{DD_3}

Notes:

(1) Type: I = input, O = output, P = power.

(2)I/O Level: 5VT = 5 V tolerant.

(3) Functions are available in GD32F303CG devices.

(4)PD0/PD1 cannot be used for EXTI in this package.



3. Functional description

3.1. Arm[®] Cortex[®]-M4 core

The Arm® Cortex®-M4 processor is a high performance embedded processor with DSP instructions which allow efficient signal processing and complex algorithm execution. It brings an efficient, easy-to-use blend of control and signal processing capabilities to meet the digital signal control markets demand. The processor is highly configurable enabling a wide range of implementations from those requiring floating point operations, memory protection and powerful trace technology to cost sensitive devices requiring minimal area, while delivering outstanding computational performance and an advanced system response to interrupts.

32-bit Arm® Cortex®-M4 processor core

- Up to 120 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Integrated DSP instructions
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M4 processor is based on the Armv7-M architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M4:

- Internal Bus Matrix connected with ICode bus, DCode bus, System bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Memory Protection Unit (MPU)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)
- Floating Point Unit (FPU)

3.2. On-chip memory

- Up to 3072 Kbytes of Flash memory, including code Flash and data Flash
- Up to 96 KB of SRAM

The Arm® Cortex®-M4 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 3072 Kbytes of inner flash at most, which includes code Flash that available for storing programs and data, and accessed (R/W) at CPU clock speed with zero wait states. An extra data Flash is also included for storing data mainly. *Table 2-3. GD32F303xx memory map* shows the memory of the GD32F303xx series of



devices, including Flash, SRAM, peripheral, and other pre-defined regions.

3.3. Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 48 MHz RC oscillator
- Internal 40 kHz RC calibrated oscillator and external 32.768 kHz crystal oscillator
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the two AHB domains are 120 MHz The maximum frequency of the two APB domains including APB1 is 60 MHz and APB2 is 120 MHz See <u>Figure 2-6</u>. **GD32F303xx clock tree** for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from/down to 2.6 V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} range: 1.8 to 3.6 V, power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USARTO (PA9 and PA10), if devices are GD32F303C/R/V/ZG or GD32F303R/V/ZI or GD32F303V/ZK, USART1 (PA2 and PA3) is also available for boot functions. It also can be used to transfer and update the Flash memory



code, the data and the vector table sections. In default condition, boot from bank0 of Flash memory is selected. It also supports to boot from bank1 of Flash memory by setting a bit in option bytes.

3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

■ **Deep-sleep** mode

In deep-sleep mode, all clocks in the 1.2 V domain are off, and all of the high speed crystal oscillator (IRC8M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, the LVD output, and USB wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

Standby mode

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. The contents of SRAM and registers (except backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC, the FWDG reset, and the rising edge on WKUP pin.

3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 2.6 MSPS
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16-bit
- Input voltage range: V_{SSA} to V_{DDA} (2.6 to 3.6 V)
- Temperature sensor

Up to three 12-bit 2.6 MSPS multi-channel ADCs are integrated in the device. It has atotal of 18 multiplexed channels: 16 external channels, 1 channel for internal temperature sensor (V_{SENSE}), and 1 channel for internal reference voltage (V_{REFINT}). The input voltage range is between 2.6 V and 3.6 V. An on-chip hardware oversampling scheme improves performance while off-loading the related computational burden from the CPU. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced use.



The ADC can be triggered from the events generated by the general level 0 timers (TIMERx) and the advanced timers (TIMER0 and TIMER7) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage in a digital value.

3.7. Digital to analog converter (DAC)

- Two 12-bit DACs with independent output channels
- 8-bit or 12-bit mode in conjunction with the DMA controller

The two 12-bit buffered DACs are used to generate variable analog outputs. The DAC channels can be triggered by the timer or EXTI with DMA support. In dual DAC channel operation, conversions could be done independently or simultaneously. The maximum output value of the DAC is $V_{\text{REF+}}$.

3.8. DMA

- 7 channel DMA0 controller and 5 channel DMA1 controller
- Peripherals supported: Timers, ADC, SPIs, I2Cs, USARTs, DAC, I2S, SDIO

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

3.9. General-purpose inputs/outputs (GPIOs)

- Up to 112 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 112 general purpose I/O pins (GPIO) in GD32F303xx, named PA0 ~ PA15 and PB0 ~ PB15, PC0 ~ PC15, PD0 ~ PD15, PE0 ~ PE15, PF0-PF15, PG0-PG15 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/event controller (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-



up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

3.10. Timers and PWM generation

- Two 16-bit advanced timer (TIMER0 & TIMER7), ten 16-bit general timers (TIMER1 ~ TIMER4, TIMER8 ~ TIMER13), and two 16-bit basic timer (TIMER5 & TIMER6)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (Free watchdog timer and window watchdog timer)

The advanced timer (TIMER0 & TIMER7) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge-aligned or center-aligned counting modes) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer, can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 ~ TIMER4 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER8 ~ TIMER13 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TIMER5 & TIMER6, are mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32F303xx have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler, It is clocked from an independent 40 kHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in



debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. The features are shown below:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.11. Real time clock (RTC)

- 32-bit up-counter with a programmable 20-bit prescaler
- Alarm function
- Interrupt and wakeup event

The real time clock is an independent timer which provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and an expected interrupt. The RTC features a 32-bit programmable counter for long-term measurement using the compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz from external crystal oscillator.

3.12. Inter-integrated circuit (I2C)

- Up to two I2C bus interfaces can support both master and slave mode with a frequency up to 1 MHz (Fast mode plus)
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides several data transfer rates of up to 100 kHz in standard mode, up to 400 kHz in the fast mode and up to 1 MHz in the fast mode plus. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

3.13. Serial peripheral interface (SPI)

- Up to three SPI interfaces with a frequency of up to 30 MHz
- Support both master and slave mode



- Hardware CRC calculation and transmit automatic CRC error checking
- Quad-SPI configuration available in master mode (only in SPI0)

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking. Quad-SPI master mode is also supported in SPI0.

3.14. Universal synchronous asynchronous receiver transmitter (USART)

- Up to three USARTs and two UARTs with operating frequency up to 7.5M Bits/s
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- USARTs support ISO 7816-3 compliant smart card interface

The USART (USART0, USART1 and USART2) and UART (UART3 & UART4) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly usedforRS-232 standard communication. The USART/UART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART/UART also supports DMA function for high speed data communication except UART4.

3.15. Inter-IC sound (I2S)

- Two I2S bus Interfaces with sampling frequency from 8 kHz to 192 kHz
- Support either master or slave mode

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 3-wire serial lines. GD32F303xx contain two I2S-bus interfaces that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1 and SPI2. The audio sampling frequency from 8 kHz to 192 kHz is supported.

3.16. Universal serial bus full-speed device interface (USBD)

- One full-speed USB Interface with frequency up to 12 Mbit/s
- Internal 48 MHz oscillator support crystal-less operation
- Internal main PLL for USB CLK compliantly

The Universal Serial Bus (USB) is a 4-wire bus with 4 bidirectional endpoints. The device



controller enables 12 Mbit/s data exchange with integrated transceivers. Transaction formatting is performed by the hardware, including CRC generation and checking. It supports device modes. Transaction formatting is performed by the hardware, including CRC generation and checking. The status of a completed USB transfer or error condition is indicated by status registers. An interrupt is also generated if enabled. The required precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use an HXTAL crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode that allows crystal-less operation.

3.17. Controller area network (CAN)

- One CAN2.0B interface with communication frequency up to 1 Mbit/s
- Internal main PLL for CAN CLK compliantly

Controller area network (CAN) is a method for enabling serial communication in fieldbus. The CAN protocol has been used extensively in industrial automation and automotive applications. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. The CAN has three mailboxes for transmission and two FIFOs of three message deep for reception. It also provides 14 scalable/configurable identifier filter banks for selecting the incoming messages needed and discarding the others.

3.18. Secure digital input and output card interface (SDIO)

■ Support SD2.0/SDIO2.0/MMC4.2 host interface

The Secure Digital Input and Output Card Interface (SDIO) provides access to external SD memory cards specifications version 2.0, SDIO card specification version 2.0 and multi-media card system specification version 4.2 with DMA supported. In addition, this interface is also compliant with CE-ATA digital protocol rev1.1.

3.19. External memory controller (EXMC)

- Supported external memory: SRAM, PSRAM, ROM and NOR-Flash, NAND Flash and PC card
- Provide ECC calculating hardware module for NAND Flash memory block
- Up to 16-bit data bus
- Support to interface with Motorola 6800 and Intel 8080 type LCD directly

External memory controller (EXMC) is an abbreviation of external memory controller. It is divided in to several sub-banks for external device support, each sub-bank has its own chip selection signal but at one time, only one bank can be accessed. The EXMC support code execution from external memory except NAND Flash and PC card. The EXMC also can be configured to interface with the most common LCD module of Motorola 6800 and Intel 8080



series and reduce the system cost and complexity.

3.20. Debug mode

■ Serial wire JTAG debug port (SWJ-DP)

The Arm® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

3.21. Package and operation temperature

- LQFP144 (GD32F303Zx), LQFP100 (GD32F303Vx), LQFP64 (GD32F303Rx) and LQFP48 (GD32F303Cx)
- Operation temperature range: -40 °C to +105 °C
- Operation temperature range: -40 °C to +85 °C
- Operation temperature range: -20 °C to +85 °C



4. Electrical characteristics

4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings(1) (4)

Symbol	Parameter	Min	Max	Unit
V_{DD}	External voltage range ⁽²⁾	V _{SS} - 0.3	V _{SS} + 3.6	V
V_{DDA}	External analog supply voltage	V _{SSA} - 0.3	V _{SSA} + 3.6	V
V_{BAT}	External battery supply voltage	V _{SS} - 0.3	V _{SS} + 3.6	V
\/	Input voltage on 5V tolerant pin ⁽³⁾	V _{SS} - 0.3	V _{DD} + 3.6	V
Vin	Input voltage on other I/O	V _{SS} - 0.3	3.6	V
ΔV _{DDX}	Variations between different V_{DD} power pins	_	50	mV
V _{SSX} -V _{SS}	Variations between different ground pins	_	50	mV
lio	Maximum current for GPIO pins	_	±25	mA
T _A	Operating temperature range	-40	+85	°C
	Pow er dissipation at T _A = 85°C of LQFP144	_	820	
_ [Pow er dissipation at $T_A = 85^{\circ}\text{C}$ of LQFP100	_	848	mW
P _D	Pow er dissipation at T _A = 85°C of LQFP64		647	TTIVV
	Pow er dissipation at T _A = 85°C of LQFP48	1	621	
T _{STG}	Storage temperature range	-65	+150	°C
TJ	Maximum junction temperature	_	125	°C

^{(1).} Guaranteed by design, not tested in production.

4.2. Operating conditions characteristics

Table 4-2. DC operating conditions

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V_{DD}	Supply voltage		2.6	3.3	3.6	V
V_{DDA}	Analog supply voltage	Same as V _{DD}	2.6	3.3	3.6	V
V_{BAT}	Battery supply voltage	_	1.8		3.6	V

^{(1).} Based on characterization, not tested in production.

^{(2).} All main power and ground pins should be connected to an external power source within the allowable range.

^{(3).} V_{IN} maximum value cannot exceed 6.5 V.

^{(4).} It is recommended that V_{DD} and V_{DDA} are powered by the same source. The maximum difference between V_{DD} and V_{DDA} does not exceed 300 mV during power-up and operation.






Figure 4-1. Recommended power supply decoupling capacitors^{(1) (2)}

- (1). The V_{REF+} and V_{REF+} pins are only available on no less than 100-pin packages, or else the V_{REF+} and V_{REF+} pins are not available and internally connected to V_{DDA} and V_{SSA} pins.
- (2). All decoupling capacitors need to be as close as possible to the pins on the PCB board.

Table 4-3. Clock frequency(1)

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	AHB clock frequency			120	MHz
f _{APB1}	APB1 clock frequency	_	_	60	MHz
f _{APB2}	APB2 clock frequency	_	_	120	MHz

^{(1).} Guaranteed by design, not tested in production.

Table 4-4. Operating conditions at Power up/ Power down(1)

Symbol	Parameter	Conditions	Min	Max	Unit
t _{VDD}	V_{DD} rise time rate		0	8	us/V
	V _{DD} fall time rate	_	20	8	μ5/ ν

^{(1).} Guaranteed by design, not tested in production.

Table 4-5. Start-up timings of Operating conditions(1)(2)(3)

Symbol	Parameter	Conditions	Тур	Unit
t _{start-up}	Start-up time	Clock source from HXTAL	144	ms
		Clock source from IRC8M	144	

- $\hbox{(1). Based on characterization, not tested in production.} \\$
- $(2). \ After power-up, the \ start-up \ time \ is the \ time \ between the \ rising \ edge \ of \ NRST \ high \ and \ the \ main \ function.$
- (3). PLL isoff.

Table 4-6. Power saving mode wakeup timings characteristics(1)(2)

Symbol	Parameter	Тур	Unit
t _{Sleep}	Wakeup from Sleep mode	3.4	
t _{Deep-sleep}	Wakeup from Deep-sleep mode (LDO On)	5.8	μs



Symbol	Parameter	Тур	Unit
	Wakeup from Deep-sleep mode (LDO in low power mode)	5.8	
tStandby	Wakeup from Standby mode	144	ms

- (1). Based on characterization, not tested in production.
- (2). The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction under the below conditions: $V_{DD} = V_{DDA} = 3.3 \text{ V}$, IRC8M = System clock = 8 MHz.

4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-7. Power consumption characteristics (2)(3)(4)(5)

			Ту	p ⁽¹⁾	Max	
Symbol	Parameter	neter Conditions		T _A = 85℃	T _A = 25℃	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz},$ System clock = 120 MHz, All peripherals enabled	39.3	41.3	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz},$ System clock = 120 MHz, All peripherals disabled	24.8	26.6	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz,}$ System clock = 108 MHz, All peripherals enabled	35.6	37.5	_	mΑ
	Supply current (Run mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz,}$ System clock = 108 MHz, All peripherals disabled	22.5	24.2	_	mA
ldd+ldda		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz,}$ System clock = 96 MHz, All peripherals enabled	31.8	33.6		mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz,}$ System clock = 96 MHz, All peripherals disabled	20.2	21.9	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz,}$ System clock = 72 MHz, All peripherals enabled	24.3	26.0	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz,}$ System clock = 72 MHz, All peripherals disabled	15.5	17.2	_	mΑ
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 8 MHz, System clock = 48 MHz, All peripherals enabled	16.7	18.4	_	mA



			Ту	Typ ⁽¹⁾		
Symbol	Parameter	Conditions	T _A = 25°C	T _A = 85℃	T _A = 25℃	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ System clock = 48 MHz, All peripherals disabled	10.9	12.5	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz},$ System clock = 36 MHz, All peripherals enabled	13.0	14.5	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz},$ System clock = 36 MHz, All peripherals disabled	8.6	10.1	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ System clock = 24 MHz, All peripherals enabled	9.2	10.7	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz},$ System clock = 24 MHz, All peripherals disabled	6.3	7.8	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ System clock = 16 MHz, All peripherals enabled	6.7	8.1	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ System clock = 16 MHz, All peripherals disabled	4.7	6.1	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ System clock = 8 MHz, All peripherals enabled	4.1	5.5	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ System clock = 8 MHz, All peripherals disabled	3.1	4.6	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz,}$ System Clock = 120 MHz, CPU clock off, All peripherals enabled	24.9	26.6	_	mA
	Supply current	$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ System Clock = 120 MHz, CPU clock off, All peripherals disabled	10.3	11.7	_	mA
	(Sleep mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ System Clock = 108 MHz, CPU clock off, All peripherals enabled	22.6	24.2	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz},$ System Clock = 108 MHz, CPU clock off, All peripherals disabled	9.4	10.8	_	mA



			Ту	Typ ⁽¹⁾		
Symbol	Parameter	Conditions	T _A = 25℃	T _A = 85℃	T _A = 25℃	Unit
		V _{DD} = V _{DDA} = 3.3V, HXTAL = 8MHz,	20.2	04.0		0
		System Clock = 96 MHz, CPU clock off, All	20.3	21.8	_	mA
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz},$ System Clock = 96 MHz, CPU clock off, All	8.5	9.9	_	mA
		peripherals disabled	0.0	0.0		
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz,}$				
		System Clock = 72 MHz, CPU clock off, All	15.6	17.2	_	mA
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz},$				
		System Clock = 72 MHz, CPU clock off, All	6.8	8.2	_	mA
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz},$				
		System Clock = 48 MHz, CPU clock off, All	11.0	12.4	_	mA
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz},$				
		System Clock = 48 MHz, CPU clock off, All	5.0	6.4	_	mA
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz,}$				
		System Clock = 36 MHz, CPU clock off, All	8.6	10.0	_	mA
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz,}$	4.0			
		System Clock = 36 MHz, CPU clock off, All	4.2	5.5	_	mA
		peripherals disabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz,	6.2	77		mΛ
		System Clock = 24 MHz, CPU clock off, All	6.3	7.7	_	mA
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 8 \text{ MHz},$ System Clock = 24 MHz, CPU clock off, All	3.3	4.7	_	mA
		peripherals disabled	0.0	7.7		110
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz,}$				
		System Clock = 16 MHz, CPU clock off, All	4.7	6.1	_	mA
		peripherals enabled		•		
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz,}$				
		System Clock = 16 MHz, CPU clock off, All	2.7	4.1	_	mA
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz,}$				
		System Clock = 8 MHz, CPU clock off, All	3.1	4.5	—	mA
		peripherals enabled				



				Typ ⁽¹⁾		Max	
	Symbol	Parameter	Conditions	T _A = 25℃	T _A = 85℃	T _A = 25°C	Unit
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System Clock = 8 MHz, CPU clock off, All peripherals disabled	2.2	3.4		mA
			$V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in run mode, IRC40K off, RTC off, All GPlOs analog mode	189.5	1159.3	1100	μΑ
		Supply current	$V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in low power mode, IRC40K off, RTC off, All GPlOs analog mode	159.8	1124.0	1100	μΑ
		(Deep-Sleep mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V}$, Main LDO in under drive mode, IRC40K off, RTC off, All GPIOs analog mode	162.8	944.0	1100	μΑ
			$V_{DD} = V_{DDA} = 3.3 \text{ V}$, Low Power LDO in under drive mode, IRC40K off, RTC off, All GPIOs analog mode	133.0	910.3	1100	μΑ
		$\label{eq:VDD} V_{DD} = V_{DDA} = 3.3 \ V, \ LXTAL \ off, \ IRC40K \ on,$ RTC on	5.8	7.5	22	μΑ	
		Supply current (Standby mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC40K} \text{ on,}$ RTC off	5.6	7.3	22	μΑ
			$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC40K off,}$ RTC off	5.0	6.7	22	μΑ
			V_{DD} off, V_{DDA} off, V_{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL High driving	1.7	2.2	1	μΑ
			V_{DD} off, V_{DDA} off, V_{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL High driving	1.6	1.9		μΑ
	lbat	Battery supply	V_{DD} off, V_{DDA} off, V_{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL High driving	1.4	1.7		μΑ
		current (Backup mode)	V _{DD} off, V _{DDA} off, V _{BAT} = 1.8 V, LXTAL on with external crystal, RTC on, LXTAL High driving	1.3	1.6		μΑ
			V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL Medium High driving	1.4	1.8		μА
			V_{DD} off, V_{DDA} off, $V_{BAT} = 3.3$ V, LXTAL on with external crystal, RTC on, LXTAL Medium High driving	1.3	1.6	_	μА



			Ту	Typ ⁽¹⁾		
Symbol	Parameter	Conditions	T _A = 25°C	T _A = 85℃	T _A = 25℃	Unit
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL Medium High driving	1.1	1.3		μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 1.8 V, LXTAL on with external crystal, RTC on, LXTAL Medium High driving	1.0	1.2	_	μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL Medium Low driving	1.1	1.4	_	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL Medium Low driving	1.0	1.2	_	μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL Medium Low driving	0.8	1.0	_	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 1.8 V, LXTAL on with external crystal, RTC on, LXTAL Medium Low driving	0.7	0.8	_	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving	1.1	1.4	_	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL Low driving	0.9	1.1		μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving	0.7	0.9	_	μΑ
		V_{DD} off, V_{DDA} off, V_{BAT} = 1.8 V, LXTAL on with external crystal, RTC on, LXTAL Low driving	0.6	0.7	_	μΑ

- (1). Based on characterization, not tested in production.
- (2). Unless otherwise specified, all values given for T_A and test result is mean value.
- (3). When System Clockisless than 4 MHz, an external source is used, and the HXTAL bypass function is needed, no PLL.
- (4). When System Clock is greater than 8 MHz, a crystal 8MHz is used, and the HXTAL bypassfunction is closed, using PLL.
- (5). When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTAL, IRC8M, or IRC40K are ON, an additional power consumption should be considered.







Figure 4-2. Typical supply current consumption in Run mode (All peripheralsenabled)










Figure 4-4. Typical supply current consumption in Sleep mode (All peripheralsenabled)

Figure 4-5. Typical supply current consumption in Sleep mode (All peripherals disabled)





Table 4-8. Peripheral current consumption characteristics⁽¹⁾

	Peripherials ⁽⁴⁾	Typical consumption at $T_A = 25$ °C (TYP)	Unit
	DA C ⁽²⁾	0.81	
A DD 4	PMU	1.41	 Λ
APB1	вкр	1.93	mA
	CAN0	1.41	





ODOZI OOOXX Dalasiik			
	Peripherials ⁽⁴⁾	Typical consumption at T _A = 25 °C (TYP)	Ur
	USBD	0.6	
	12C1	1.23	
	l2C0	1.21	
	UART4	1.24	
	UART3	1.25	
	USART2	1.23	
	USART1	1.24	
	SPI2	1.17	
	SPI1	1.23	
	WWDGT	1.13	
	TIMER13	1.47	
	TIMER12	1.44	
	TIMER11	1.47	
	TIMER6	1.14	
	TIMER5	1.12	
	TIMER4	1.52	
	TIMER3	2.25	
	TIMER2	2.23	
	TIMER1	2.25	
ADDAPB1	CTC	1.13	
ADDAPDI	TIMER10	2.25	
		2.23	
	TIMER9		
	TIMER8	2.24	
	ADC2 ⁽³⁾	0.83	
	USART0	2.15	
	TIMER7	2.66	
	SPI0	1.87	
	TIMER0	2.63	
APB2	ADC1 ⁽³⁾	0.8	
	ADC0 ⁽³⁾	0.8	
	GPIOG	1.99	
	GPIOF	2	
	GPIOE	1.99	
	GPIOD	2	
	GPIOC	2	
	GPIOB	2	
	GPIOA	1.29	
	SDIO	1.89	
AHB	EXMC	1.9	
	CRC	1.81	



Peripherials ⁽⁴⁾	Typical consumption at $T_A = 25$ °C (TYP)	Unit
DMA1	1.48	
DMA0	1.61	

- (1). Based on characterization, not tested in production.
- (2). DEN0 and DEN1 bits in the DAC_CTL register are set to 1, and the converted value set to 0x800.
- (3). system clock = f_{HCLK} = 120 MHz, f_{APB1} = $f_{HCLK}/2$, f_{APB2} = f_{HCLK} , f_{ADCCLK} = $f_{APB2}/2$, ADON bit is set to 1.
- (4). If there is no other description, then HXTAL = 8 MHz, system clock = f_{HCLK} = 120 MHz, $f_{APB1} = f_{HCLK}/2$, $f_{APB2} = f_{HCLK}$.

4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in the <u>Table 4-9. EMS characteristics</u>(1), based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-9. EMS characteristics(1)

Symbol	Parameter	Conditions	Level/Class
V _{ESD}	Voltage applied to all device pins to induce a functional disturbance	$V_{DD} = 3.3 \text{ V}, T_A = + 25 ^{\circ}\text{C}$ LQFP144, $f_{HCLK} = 120 \text{ MHz}$ conforms to IEC 61000-4-2	3A
V _{FTB}	Fast transient voltage burst applied to induce a functional disturbance through 100 pF on V _{DD} and V _{SS} pins	V_{DD} = 3.3 V, T_A = +25 °C LQFP144, f_{HCLK} = 120 MHz conforms to IEC 61000-4-4	4A

^{(1).} Based on characterization, not tested in production.

4.5. Power supply supervisor characteristics

Table 4-10. Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LVDT<2:0> = 000(rising edge)		2.15		
		LVDT<2:0> = 000(falling edge)		2.04		
		LVDT<2:0> = 001(rising edge)	_	2.29	_	
V (1)	Low voltage	LVDT<2:0> = 001(falling edge)	_	2.19	_	.,
V _{LVD} ⁽¹⁾	Detector level selection	LVDT<2:0> = 010(rising edge)	_	2.43	_	V
		_	2.33	_		
		LVDT<2:0> = 011(rising edge)	_	2.57	_	
		LVDT<2:0> = 011(falling edge)	_	2.47		



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LVDT<2:0> = 100(rising edge)		2.71		
		LVDT<2:0> = 100(falling edge)	_	2.6	_	
		LVDT<2:0> = 101(rising edge)		2.85		
		LVDT<2:0> = 101(falling edge)		2.74		
		LVDT<2:0> = 110(rising edge)		2.99		
		LVDT<2:0> = 110(falling edge)		2.89	ı	
		LVDT<2:0> = 111(rising edge)		3.13		
		LVDT<2:0> = 111(falling edge)		3.03		
V _{LVDhyst} ⁽²⁾	LVD hystersis	_		100		mV
V _{POR} ⁽¹⁾	Pow er on reset threshold			2.34		V
V _{PDR} ⁽¹⁾	Pow er dow n reset threshold	_		1.82		V
V _{PDRhyst} ⁽²⁾	PDR hysteresis		_	600		mV
t _{RSTTEMPO} (2	Reset temporization			2		ms

^{(1).} Based on characterization, not tested in production.

4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-11. ESD characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max2	Unit
VECD(HBM)	Electrostatic discharge	T _A = 25 °C;			4000	V
VESD(HBM)	voltage (human body model)	JESD22-A114			4000	V
V	Electrostatic discharge	T _A = 25 °C;			900	\/
V _{ESD(CDM)}	voltage (charge device model)	JESD22-C101			800	V

^{(1).} Based on characterization, not tested in production.

Table 4-12. Static latch-up characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max2	Unit
	l-test	_		±200	mA	
LU	V _{supply} over voltage	$T_A = 25 ^{\circ}\text{C}; \text{ JESD78}$	_	_	5.4	٧

^{(1).} Based on characterization, not tested in production.

^{(2).} Guaranteed by design, not tested in production.



4.7. External clock characteristics

Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f _{HXTAL} (1)	Crystal or ceramic frequency	$2.6 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	4	8	32	MHz	
R _F ⁽²⁾	Feedback resistor	$V_{DD} = 3.3 \text{ V}$	_	400		kΩ	
	Recommended matching						
C _{HXTAL} ^{(2) (3)}	capacitance on OSCIN and	_	_	20	30	pF	
	OSCOUT						
Ducy _(HXTAL) ⁽²⁾	Crystal or ceramic duty cycle	_	30	50	70	%	
g _m (2)	Oscillator transconductance	Startup	_	25	_	mA/V	
IDDHXTAL ⁽¹⁾	Crystal or ceramic operating	$V_{DD} = 3.3 V$,		1.1		mΛ	
IDDHXTAL`''	current	T _A = 25 °C		1.1		mA	
t(1)	Cruatal ar agramia startum tima	$V_{DD} = 3.3 V$,		1.8		m	
tsuhxtal ⁽¹⁾	Crystal or ceramic startup time	T _A = 25 °C		1.0		ms	

 $^{(1). \} Based \ on \ characterization, \ not \ tested \ in \ production.$

Table 4-14. High speed external clock characteristics (HXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HXTAL_ext} (1)	External clock source or oscillator	V _{DD} = 3.3 V	1		50	MHz
THXTAL_ext` /	frequency	V DD = 3.3 V	1	_	50	IVIITZ
V _{HXTALH} ⁽²⁾	OSCIN input pin high level		0.7 V _{DD}		V_{DD}	V
	voltage	$V_{DD} = 3.3 \text{ V}$			V DD	٧
V _{HXTALL} ⁽²⁾	OSCIN input pin low level voltage		V_{SS}		0.3 V _{DD}	٧
t _{H/L(HXTAL)} (2)	OSCIN high or low time		5		_	ns
t _{R/F(HXTAL)} (2)	OSCIN rise or fall time	_	_	_	10	ns
C _{IN} ⁽²⁾	OSCIN input capacitance	_	_	5	_	pF
Ducy _(HXTAL) (2)	Duty cycle	_	40	_	60	%

^{(1).} Based on characterization, not tested in production.

Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic

^{(2).} Guaranteed by design, not tested in production.

^{(3).} $C_{HXTAL1} = C_{HXTAL2} = 2*(C_{LOAD} - C_S)$, For C_{HXTAL1} and C_{HXTAL2} , it is recommended matching capacitance on OSCIN and OSCOUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_S , it is PCB and MCU pin stray capacitance.

^{(2).} Guaranteed by design, not tested in production.



characteristics

Symbol	Param et e r	Conditions	Min	Тур	Max	Unit
f _{LXTAL} ⁽¹⁾	Crystal or ceramic frequency	V _{DD} = 3.3 V	ı	32.768		kHz
C _{LXTAL} ⁽²⁾ (3)	Recommended matching capacitance on OSC32IN and OSC32OUT	_	_	15	_	pF
Ducy _(LXTAL) ⁽²⁾	Crystal or ceramic duty cycle		30	_	70	%
(2)		Low er driving capability	_	4	_	
	Oscillator transconductance	Medium low driving capability	-	6	-	μΑ/V
$g_{m}^{(2)}$		Medium high driving capability	-	12	-	μΑ/ν
		Higher driving capability	_	18	_	
		Low er driving capability	_	0.6	_	
IDDLXTAL ⁽¹⁾	Crystal or ceramic operating	Medium low driving capability	-	0.7	-	
IDDLXTAL \''	current	Medium high driving capability	_	1.0	_	μA
		Higher driving capability	_	1.3		
tsulxtal ^{(1) (4)}	Crystal or ceramic startup time	_	_	1.8	_	s

- (1). Based on characterization, not tested in production.
- (2). Guaranteed by design, not tested in production.
- (3). $C_{LXTAL1} = C_{LXTAL2} = 2*(C_{LOAD} C_S)$, For C_{LXTAL1} and C_{LXTAL2} , it is recommended matching capacitance on OSC32IN and OSC32OUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_S , it is PCB and MCU pin stray capacitance.
- (4). $t_{SULXTAL}$ is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator stabilization flags is SET. This value varies significantly with the crystal manufacturer.

Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL_ext} (1)	External clock source or oscillator frequency	$V_{DD} = 3.3 \text{ V}$	_	32.768	1000	kHz
V _{LXTALH} ⁽²⁾	OSC32IN input pin high level voltage	1	0.7 V _{DD}		V_{DD}	V
V _{LXTALL} ⁽²⁾	OSC32IN input pin low level voltage	1	Vss		0.3 V _{DD}	V
t _{H/L(LXTAL)} (2)	OSC32IN high or low time		450		_	
t _{R/F(LXTAL)} (2)	OSC32IN rise or fall time	_	_	_	50	ns
C _{IN} ⁽²⁾	OSC32IN input capacitance	_	_	5	_	pF



Ducy _(LXTAL) (2) Duty cycle	_	30	50	70	%	l
--	---	----	----	----	---	---

- (1). Based on characterization, not tested in production.
- (2). Guaranteed by design, not tested in production.

4.8. Internal clock characteristics

Table 4-17. High speed internal clock (IRC8M) characteristics

Symbol	Param et e r	Conditions	Min	Тур	Max	Unit
f _{IRC8M}	High Speed Internal Oscillator (IRC8M) frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V}$		8		MHz
	IDC9M cocillator Fraguency	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 \text{ °C } \sim +85 \text{ °C}^{(1)}$	-2.5		+2.5	%
A CC:	IRC8M oscillator Frequency accuracy, Factory-trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = 0 \text{ °C } \sim +85 \text{ °C}^{(1)}$	-1.8	_	+1.8	%
ACC _{IRC8M}		$V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A = 25 ^{\circ}\text{C}$	-1.0	_	+1.0	%
	IRC8M oscillator Frequency accuracy, User trimming step ⁽¹⁾			0.5		%
Ducy _{IRC8M} ⁽²⁾	IRC8M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
IDDAIRC8M ⁽¹⁾	IRC8M oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{IRC8M} = 8 \text{ MHz}$		66		μΑ
t _{SUIRC8M} ⁽¹⁾	IRC8M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{IRC8M} = 8 \text{ MHz}$	_	3	_	μs

- (1). Based on characterization, not tested in production.
- (2). Guaranteed by design, not tested in production.

Table 4-18. Low speed internal clock (IRC40K) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IRC40K} ⁽¹⁾	Low Speed Internal oscillator (IRC40K) frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$	20	40	45	kHz
IDDAIRC40K ⁽²⁾	IRC40K oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V}, T_{A} = 25 \text{ °C}$		0.4	ı	μΑ
t _{SUIRC40K} ⁽²⁾	IRC40K oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A = 25 \text{ °C}$		110	_	μs

- $(1). \ Guaranteed \ by \ design, \ not \ tested \ in \ production.$
- (2). Based on characterization, not tested in production.



Table 4-19. High speed internal clock (IRC48M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
firc48M	High Speed Internal Oscillator (IRC48M) frequency	$V_{DD} = 3.3 \text{ V}$	_	48	_	MHz
ACCIRC48M	IRC48M oscillator	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40^{\circ}\text{C} \sim +85 ^{\circ}\text{C}^{(1)}$	-4.0	-	+5.0	%
	Frequency accuracy, Factory-trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = 0 \text{ °C } \sim +85 \text{ °C }^{(1)}$	-3.0	_	+3.0	%
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, T_{A} = 25 ^{\circ}\text{C}$	-2.0	_	+2.0	%
	IRC48M oscillator Frequency accuracy, User trimming step ⁽¹⁾	ı		0.12		%
D _{IRC48M} ⁽²⁾	IRC48M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
IDDAIRC48M ⁽¹⁾	IRC48M oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{IRC48M} = 48 \text{ MHz}$	_	240	_	μΑ
tsuirc48M ⁽¹⁾	IRC48M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{IRC48M} = 48 \text{ MHz}$	_	2.5	_	μs

^{(1).} Based on characterization, not tested in production.

4.9. PLL characteristics

Table 4-20. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} ⁽¹⁾	PLL input clock frequency		1	_	25	MHz
f _{PLLOUT}	PLL output clock frequency	_	16	_	120	MHz
fvco	PLL VCO output clock frequency		32	_	240	MHz
t _{LOCK} (2)	PLL lock time	l	_	_	300	μs
I _{DDA} ⁽¹⁾	Current consumption on V_{DDA}	VCO freq = 240 MHz	_	450	_	μΑ
littor (1)(3)	Cycle to cycle Jitter	System clock		35		nc
Jitter _{PLL} ⁽¹⁾⁽³⁾	Cycle to cycle Jitter (peak to peak)			371		ps

^{(1).} Based on characterization, not tested in production.

^{(2).} Guaranteed by design, not tested in production.

^{(2).} Guaranteed by design, not tested in production.

⁽³⁾. Value given with main PLL running.



4.10. Memory characteristics

Table 4-21. Flash memory characteristics

Symbol	Parameter	Conditions	Min ⁽¹⁾	Typ ⁽¹⁾	yp ⁽¹⁾ Max ⁽²⁾	
	Number of guaranteed					lesses
PEcyc	program /erase cycles	$T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$	100	_	_	kcycle
	before failure (Endurance)					S
t _{RET}	Data retention time		_	20		years
t _{PROG}	Word programming time	$T_A = -40^{\circ}C \sim +85^{\circ}C$	_	37.5	86	μs
terase	Page erase time	$T_A = -40$ °C ~ +85 °C	_	45	200/300 ⁽³⁾	ms
t _{MERASE(256K)}	Mass erase time	$T_A = -40^{\circ}C \sim +85^{\circ}C$	_	1	4.8/8.0 ⁽⁴⁾	S
t _{MERASE(512K)}	Mass erase time	$T_A = -40^{\circ}C \sim +85^{\circ}C$	_	4	19.2/32 ⁽⁵⁾	S
t _{MERASE(1MB)}	Mass erase time	$T_A = -40^{\circ}C \sim +85^{\circ}C$	_	6	28.8/48 ⁽⁶⁾	s
t _{MERASE(2MB)}	Mass erase time	$T_A = -40$ °C ~ +85 °C	_	10	48/80 ⁽⁷⁾	S
tmerase(3MB)	Mass erase time	T _A = -40°C ~ +85 °C		14	67.2/112 ⁽⁸⁾	s

- (1). Based on characterization, not tested in production.
- (2). Guaranteed by design, not tested in production.
- (3). Max value with <50K cyclesis 200 ms and >50K & <100K cyclesis 300 ms.
- (4). Max value with <50K cyclesis 4.8 s and >50K & <100K cyclesis 8.0 s.
- (5). Max value with <50K cycles is 19.2 s and >50K & <100K cycles is 32 s.
- (6). Max value with <50K cycles is 28.8 s and >50K & <100K cycles is 48 s.
- (7). Max value with <50K cyclesis 48 s and >50K & <100K cyclesis 80 s.
- (8). Max value with <50K cyclesis 67.2 s and >50K & <100K cyclesis 112 s.

4.11. NRST pin characteristics

Table 4-22. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage	200464	-0.5	1	0.3 V _{DD}	.,
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage		0.7 V _{DD}	1	V _{DD} + 0.5	V
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis	3.6 V	ı	450		mV
R _{pu} ⁽²⁾	Pull-up equivalent resistor	_	_	40	_	kΩ

 $^{(1). \} Based \ on \ characterization, \ not \ tested \ in \ production.$

^{(2).} Guaranteed by design, not tested in production.






Figure 4-6. Recommended external NRST pin circuit

4.12. **GPIO** characteristics

Table 4-23. I/O port DC characteristics(1) (3)

Symbol	Parame	ter	Conditions	Min	Тур	Max	Unit
	Standard IO Low voltage	•	2.6 V ≤ V _{DD} = V _{DDA} ≤ 3.6 V	-	1	0.3 V _{DD}	٧
V _{IL}	5V-tolerant IO input volt		2.6 V ≤ V _{DD} = V _{DDA} ≤ 3.6 V	_		0.3 V _{DD}	٧
V	Standard IO Low voltage	•	2.6 V ≤ V _{DD} = V _{DDA} ≤ 3.6 V	0.7 V _{DD}	ĺ		٧
V _{IH}	5V-tolerant IO input volt		2.6 V ≤ V _{DD} = V _{DDA} ≤ 3.6 V	0.7 V _{DD}			V
	Low level outpu	ut voltage	$V_{DD} = 2.6 \text{ V}$			0.17	
V _{OL}	for an IO Pin		$V_{DD} = 3.3 \text{ V}$	_		0.16	V
	$(I_{IO} = +8mA)$		$V_{DD} = 3.6 \text{ V}$	_		0.15	
	Low level output voltage		$V_{DD} = 2.6 \text{ V}$	_		0.49	
V _{OL}	for an IO Pin		$V_{DD} = 3.3 \text{ V}$	_		0.4	V
	$(I_{10} = +20 \text{mA})$		$V_{DD} = 3.6 \text{ V}$	_		0.34	
	High level outp	ut voltage	$V_{DD} = 2.6 \text{ V}$	2.4	1		
V _{OH}	for an IO	Pin	$V_{DD} = 3.3 \text{ V}$	3.15			V
	(l _{IO} = +8r	mA)	$V_{DD} = 3.6 \text{ V}$	3.44		1	
	High level outp	ut voltage	$V_{DD} = 2.6 \text{ V}$	2.02		1	
Vон	for an IO	Pin	$V_{DD} = 3.3 \text{ V}$	2.8			V
	(I _{IO} = +20	mA)	$V_{DD} = 3.6 \text{ V}$	3.15			
R _{PU} ⁽²⁾	Internal pull-up	All pins	$V_{IN} = V_{SS}$	30	40	50	kΩ
KPU ⁽⁻⁾	resistor	PA10	_	7.5	10	13.5	V7.2
R _{PD} ⁽²⁾	Internal pull-	All pins	$V_{IN} = V_{DD}$	30	40	50	kΩ
KPD ¹⁻⁷	down resistor	PA10		7.5	10	13.5	V7.2

^{(1).} Based on characterization, not tested in production.




- (2). Guaranteed by design, not tested in production.
- (3). All pins except PC13 / PC14 / PC15. Since PC13 to PC15 are supplied through the Power Switch, which can only be obtained by a small current, the speed of GPIOs PC13 to PC15 should not exceed 2 MHz when they are in output mode(maximum load: 30 pF).

Table 4-24. I/O port AC characteristics(1)(2)

GPIOx_MDy[1:0] bit value ⁽³⁾	Parameter	Conditions	Max	Unit
CDOV CTL - MD (4:01.40	Massimoum	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	15	
GPIOx_CTL->MDy[1:0]=10 (IO_Speed = 2MHz)	Maximum (4)	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	10	MHz
(IO_Opeed = Zivii iz)	frequency ⁽⁴⁾	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	8	
CDOV CTL - MD-(4-0) 04	Massingung	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	50	
GPIOx_CTL->MDy[1:0] = 01 (IO Speed = 10MHz)	frequency (4)	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	25	MHz
(10_opeca = 10Wi 22)		$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	15	
GPIOx_CTL->MDy[1:0]=11	Maximum	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	100	
(IO Speed = 50MHz)	frequency ⁽⁴⁾	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	70	MHz
(10_0pccd = 30Wi 22)	rrequericy	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	50	
GPIOx_CTL->MDy[1:0]=11 and	Maximum	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	120	
GPIOx_SPDy=1	frequency ⁽⁴⁾	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	100	MHz
(IO_Speed = MAX)	Пециенсу	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	60	

- (1). Based on characterization, not tested in production.
- (2). Unless otherwise specified, all test results given for $T_A = 25 \, ^{\circ}$ C.
- (3). The I/O speed is configured using the GPIOx_CTL-> MDy[1:0] bits. Refer to the GD32F30x user manual which is selected to set the GPIO port output speed.
- $(4). \ The\ maximum\ frequency\ is\ defined\ in\ Figure\ 4-7, and\ maximum\ frequency\ cannot\ exceed\ 120\ MHz.$

Figure 4-7. I/O port AC characteristics definition



4.13. ADC characteristics

Table 4-25. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA} ⁽¹⁾	Operating voltage	_	2.6	3.3	3.6	V
V _{IN} ⁽¹⁾	ADC input voltage range	_	0	_	V_{REF} +	V
V _{REF+} ⁽²⁾	Positive Reference Voltage	_	2.4	_	V_{DDA}	V
V _{REF-} (2)	Negative Reference Voltage	_	_	V _{SSA}	_	٧

GD32F303xx Datasheet

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{ADC} ⁽¹⁾	ADC clock	_	0.1	_	40	MHz
		12-bit	0.007	_	2.86	
fs ⁽¹⁾	Compling rate	10-bit	0.008	_	3.33	MSP
IS'''	Sampling rate	8-bit	0.01	_	4	S
		6-bit	0.012	_	5	
V _{AIN} ⁽¹⁾	Analog input voltage	16 external; 2 internal	0	_	V_{DDA}	V
R _{AIN} ⁽²⁾	External input impedance	See Equation 1	_	_	32.9	kΩ
R _{ADC} ⁽²⁾	Input sampling switch resistance	_	_	_	0.55	kΩ
C _{ADC} ⁽²⁾	Input sampling capacitance	No pin/pad capacitance included	_	_	5.5	pF
t _{CAL} ⁽²⁾	Calibration time	$f_{ADC} = 40 \text{ MHz}$	_	3.275	_	μs
t _s (2)	Sampling time	$f_{ADC} = 40 \text{ MHz}$	0.0375	_	5.99	μs
		12-bit	_	14	_	
. (2)	Total conversion	10-bit	_	12	_	1/
t _{CONV} ⁽²⁾	time(including sampling	8-bit	_	10	_	f _{ADC}
	time)	6-bit	_	8	_	
t _{SU} (2)	Startup time	_	_	_	1	μS

^{(1).} Based on characterization, not tested in production.

$$\textit{Equation 1:} \, \mathsf{R}_{\mathsf{AIN}} \,\, \mathsf{max} \,\, \mathsf{formula} \,\, \mathsf{R}_{\mathsf{AIN}} < \frac{\mathsf{T_S}}{\mathsf{f}_{\mathsf{ADC}^*}\mathsf{C}_{\mathsf{ADC}^*}\mathsf{ln}(2^{\mathsf{N}+2})} - \, \mathsf{R}_{\mathsf{ADC}}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 4-26. ADC $R_{AIN max}$ for $f_{ADC} = 40 MHz$

T _s (cycles)	t _s (μs)	R _{AIN max} (kΩ)
1.5	0.0375	0.15
7.5	0.1875	2.96
13.5	0.3375	5.77
28.5	0.7125	12.8
41.5	1.0375	18.9
55.5	1.3875	25.4
71.5	1.7875	32.9
239.5	5.9875	N/A

Table 4-27. ADC dynamic accuracy at f_{ADC} = 14 MHz⁽¹⁾

14510 12	1. Abo aynanio accaracy at 1	DC - 11101112				
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 14 MHz	_	10.8		bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REF+} = 3.3 \text{ V}$	_	66.7		
SNR	Signal-to-noise ratio	Input Frequency = 20	_	67.4	_	dB
THD	Total harmonic distortion	kHz Temperature = 25°C	_	-76.3		uБ

^{(2).} Guaranteed by design, not tested in production.



(1). Based on characterization, not tested in production.

Table 4-28. ADC dynamic accuracy at $f_{ADC} = 40 \text{ MHz}^{(1)}$

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 40 MHz	1	10		bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REF+} = 3.3 \text{ V}$		62		
SNR	Signal-to-noise ratio	Input Frequency = 20 kHz		62.2		dB
THD	Total harmonic distortion	Temperature = 25 °C	_	-68.6		

^{(1).} Based on characterization, not tested in production.

Table 4-29. ADC static accuracy at f_{ADC} = 14 MHz⁽¹⁾

Symbol	Parameter	Test conditions	Тур	Max	Unit
Offset	Offset error	f	±1	_	
DNL	Differential linearity error	f _{ADC} = 14 MHz	±0.9	_	LSB
INL	Integral linearity error	$V_{DDA} = V_{REF+} = 3.3 \text{ V}$	±1	_	

^{(1).} Based on characterization, not tested in production.

4.14. Temperature sensor characteristics

Table 4-30. Temperature sensor characteristics(1)

Symbol	Parameter	Min	Тур	Max	Unit
TL	VSENSE linearity with temperature	_	±1.5		$^{\circ}$
Avg_Slope	Average slope	_	4.1		mV/°C
V ₂₅	Voltage at 25 ℃	_	1.45	_	V
t _{START}	Startup time	-		1	μs
t _{S_temp} (2)	ADC sampling time when reading the temperature		17.1	-	μs

^{(1).} Based on characterization, not tested in production.

4.15. DAC characteristics

Table 4-31. DAC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA} ⁽¹⁾	Operating voltage		2.6	3.3	3.6	٧
V _{REF+} (2)	Positive Reference Voltage	_	2.4	_	V_{DDA}	V
V _{REF-} (2)	Negative Reference Voltage	-	_	V _{SSA}	-	٧
R _{LOAD} ⁽²⁾	Load resistance	Resistive load with buffer ON	5	_	_	kΩ
Ro ⁽²⁾	Impedance output with buffer OFF	П		_	15	kΩ
C _{LOAD} ⁽²⁾	Load capacitance	No pin/pad capacitance included	_		50	pF
DAC_OUT	Lower DAC_OUT voltage	_	0.2		_	٧

 $^{(2). \} Shortest sampling time can be determined in the application by multiple iterations.$



GD32F303xx Datasheet

Mith buffer ON Mith buffer OFF	0	Dames /	00021				
DAC_OUT max ⁽²⁾ Higher DAC_OUT voltage with buffer ON - - -	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
max ⁽²⁾ with buffer ON	min ⁽²⁾	w ith buffer ON					
DAC_OUT Note of DAC_OUT voltage with buffer OFF DAC_OUT voltage with buffer OFF		Higher DAC_OUT voltage	_	_	_	V_{DDA} -	V
Minim(2) With buffer OFF Migher DAC_OUT voltage with buffer OFF	max ⁽²⁾	w ith buffer ON				0.2	·
DAC_OUT max ⁽²⁾ Higher DAC_OUT voltage with buffer OFF With no load, middle code(0x800) on the input, V _{REF+} — 470 — µA	DAC_OUT	Lower DAC_OUT voltage	_	_	0.5		m\/
	min ⁽²⁾	w ith buffer OFF			0.0		1110
Mith no load, middle code(0x800) on the input, VREF+		Higher DAC_OUT voltage				V_{DDA}	\/
$\begin{array}{c} \text{DAC current consumption} \\ \text{in quiescent mode} \end{array} \begin{array}{c} \text{code}(0x800) \text{ on the input, } V_{REF+} \\ = 3.6 \text{ V} \\ \text{With no load, w orst} \\ \text{code}(0xF1C) \text{ on the input, } V_{REF+} \\ = 3.6 \text{ V} \\ \text{With no load, middle} \\ \text{code}(0x800) \text{ on the input, } V_{REF+} \\ = 3.6 \text{ V} \\ \text{With no load, middle} \\ \text{code}(0x800) \text{ on the input, } V_{REF+} \\ = 3.6 \text{ V} \\ \text{With no load, w orst} \\ \text{code}(0xF1C) \text{ on the input, } V_{REF+} \\ = 3.6 \text{ V} \\ \text{With no load, w orst} \\ \text{code}(0xF1C) \text{ on the input, } V_{REF+} \\ = 3.6 \text{ V} \\ \text{With no load, w orst} \\ \text{code}(0xF1C) \text{ on the input, } V_{REF+} \\ = 3.6 \text{ V} \\ \text{With no load, w orst} \\ \text{code}(0xF1C) \text{ on the input, } V_{REF+} \\ = 3.6 \text{ V} \\ \text{Wather no load, w orst} \\ \text{code}(0xF1C) \text{ on the input, } V_{REF+} \\ = 3.6 \text{ V} \\ \text{Wather no load, w orst} \\ \text{code}(0xF1C) \text{ on the input, } V_{REF+} \\ = 3.6 \text{ V} \\ \text{With no load, w orst} \\ \text{code}(0xF1C) \text{ on the input, } V_{REF+} \\ = 3.6 \text{ V} \\ \text{With no load, w orst} \\ \text{code}(0xF1C) \text{ on the input, } V_{REF+} \\ = 3.6 \text{ V} \\ \text{Wather no load, w orst} \\ \text{code}(0xF1C) \text{ on the input, } V_{REF+} \\ = 3.6 \text{ V} \\ \text{Wather no load, w orst} \\ \text{code}(0xF1C) \text{ on the input, } V_{REF+} \\ = 3.6 \text{ V} \\ \text{Wather no load, w orst} \\ \text{code}(0xF1C) \text{ on the input, } V_{REF+} \\ = 3.6 \text{ V} \\ \text{Wather no load, w orst} \\ \text{code}(0xF1C) \text{ on the input, } V_{REF+} \\ = 3.6 \text{ V} \\ \text{Wather no load, w orst} \\ \text{code}(0xF1C) \text{ on the input, } V_{REF+} \\ = 3.6 \text{ V} \\ \text{Wather no load, w orst} \\ \text{Solution in quiescent mode} \\ \text{DAC in 12-bit mode} \\ DAC in $	max ⁽²⁾	w ith buffer OFF				1LSB	V
$\begin{array}{c} \text{DAC current consumption} \\ \text{in quiescent mode} \end{array} = 3.6 \ V \\ \text{With no load, w orst} \\ \text{code}(0x\text{F1C}) \text{ on the input, V}_{REF+} \\ = 3.6 \ V \\ \text{With no load, middle} \\ \text{code}(0x800) \text{ on the input, V}_{REF+} \\ = 3.6 \ V \\ \text{With no load, middle} \\ \text{code}(0x800) \text{ on the input, V}_{REF+} \\ = 3.6 \ V \\ \text{With no load, w orst} \\ \text{code}(0x\text{F1C}) \text{ on the input, V}_{REF+} \\ = 3.6 \ V \\ \text{With no load, w orst} \\ \text{code}(0x\text{F1C}) \text{ on the input, V}_{REF+} \\ = 3.6 \ V \\ \text{DNL}^{(1)} \end{array} = 3.6 \ V \\ \text{DNL}^{(1)} \qquad \begin{array}{c} \text{Differential non-linearity} \\ \text{error} \end{array} = \begin{array}{c} \text{DAC in 12-bit mode} \\ \text{DAC in 12-bit mode} \end{array} = \begin{array}{c} - \\ - \\ - \\ - \\ - \end{array} = \begin{array}{c} \pm 3 \\ \text{LSB} \\ \text{Offset}^{(1)} \end{array} = \begin{array}{c} \text{Offset error} \\ \text{Gain error} \end{array} = \begin{array}{c} \text{DAC in 12-bit mode} \\ \text{DAC in 12-bit mode} \end{array} = \begin{array}{c} - \\ - \\ - \\ - \end{array} = \begin{array}{c} \pm 4 \\ \text{LSB} \\ \text{GE}^{(1)} \end{array} = \begin{array}{c} \text{Gain error} \\ \text{Settling time} \end{array} = \begin{array}{c} \text{DAC in 12-bit mode} \\ \text{DAC in 12-bit mode} \end{array} = \begin{array}{c} - \\ - \\ - \\ - \end{array} = \begin{array}{c} \pm 12 \\ \text{LSB} \\ \text{VWakeup from off state} \end{array} = \begin{array}{c} \text{DAC in 12-bit mode} \\ \text{DAC in 12-bit mode} \end{array} = \begin{array}{c} - \\ - \\ - \\ - \end{array} = \begin{array}{c} \pm 12 \\ \text{LSB} \\ \text{Max frequency for a correct} \\ \text{DAC OUT change from code it to i±1LSBs} \end{array} = \begin{array}{c} \text{CLOAD} \leqslant 50 \ \text{pF, RLOAD} \geqslant 5 \ \text{k}\Omega \\ \text{DAC OUT change from code it to i±1LSBs} \end{array} = \begin{array}{c} \text{CLOAD} \leqslant 50 \ \text{pF, RLOAD} \geqslant 5 \ \text{k}\Omega \\ \text{DAC OUT change from code it to i±1LSBs} \end{array} = \begin{array}{c} \text{DAC OUT change from code it to i±1LSBs} \\ \text{DAC out the input, VREF+} \\ \text{DAC in 12-bit mode} \\ \text{DAC out the input, VREF+} \\ \text{DAC in 12-bit mode} \\ \text{DAC out the input, VREF+} \\ \text{DAC in 12-bit mode} \\ DAC i$			With no load, middle				
in quiescent mode $\frac{\text{With no load, worst}}{\text{code}(0x\text{F1C}) \text{ on the input, V}_{\text{REF+}}} - \frac{1}{200} = 1$			code(0x800) on the input, V _{REF+}	_	470	_	μΑ
$\begin{array}{c} \text{In quiescent mode} \\ \text{code}(0xF1C) \text{ on the input, V_{REF+}} \\ $	lp.p. ₄ (1)	DAC current consumption	= 3.6 V				
$\begin{array}{c} = 3.6 \text{V} \\ \text{DAC current consumption in quiescent mode} \end{array} \begin{array}{c} = 3.6 \text{V} \\ \text{With no load, middle} \\ = 3.6 \text{V} \\ \text{With no load, middle} \\ = 3.6 \text{V} \\ \text{With no load, worst} \\ \text{code}(0x800) \text{ on the input, V}_{REF+} \end{array} \begin{array}{c} = 298 \\ - \\ - \\ - \\ - \\ - \\ - \\ - \\ - \\ - \\ $	IDDA' /	in quiescent mode	With no load, worst				
$\begin{array}{c} \text{NDDVREF+}^{(1)} \\ \text{DAC current consumption} \\ \text{in quiescent mode} \\ \text{DAC in 12-bit mode} \\$			code(0xF1C) on the input, V _{REF+}	_	500	_	μΑ
$\begin{array}{c} \text{DAC current consumption} \\ \text{in quiescent mode} \end{array} \begin{array}{c} \text{code}(0x800) \text{ on the input, } V_{\text{REF+}} \\ = 3.6 \text{ V} \\ \hline \text{With no load, w orst} \\ \text{code}(0xF1C) \text{ on the input, } V_{\text{REF+}} \\ = 3.6 \text{ V} \\ \hline \text{DNL}^{(1)} \end{array} \begin{array}{c} \text{Differential non-linearity} \\ \text{error} \end{array} \begin{array}{c} \text{DAC in 12-bit mode} \\ \text{DAC in 12-bit mode} \end{array} \begin{array}{c} - \\ - \\ \text{End } \end{array} \begin{array}{c} \pm 3 \\ \text{LSB} \\ \hline \text{Offset}^{(1)} \end{array} \begin{array}{c} \text{Integral non-linearity} \\ \text{Offset error} \end{array} \begin{array}{c} \text{DAC in 12-bit mode} \\ \text{DAC in 12-bit mode} \end{array} \begin{array}{c} - \\ - \\ \text{End } \end{array} \begin{array}{c} \pm 4 \\ \text{LSB} \\ \hline \text{GE}^{(1)} \end{array} \begin{array}{c} \text{Gain error} \\ \text{Gain error} \end{array} \begin{array}{c} \text{DAC in 12-bit mode} \\ \text{DAC in 12-bit mode} \end{array} \begin{array}{c} - \\ - \\ \text{End } \end{array} \begin{array}{c} \pm 12 \\ \text{LSB} \\ \hline \text{Settling}^{(1)} \end{array} \begin{array}{c} \text{Settling time} \end{array} \begin{array}{c} \text{Cload} \leqslant 50 \text{ pF, Rload} \geqslant 5 \text{ k}\Omega \end{array} \begin{array}{c} - \\ \text{O.3} \end{array} \begin{array}{c} 1 \\ \text{ps} \\ \text{DAC_OUT change from code it to i±1LSBs} \end{array} \begin{array}{c} \text{Cload} \leqslant 50 \text{ pF, Rload} \geqslant 5 \text{ k}\Omega \end{array} \begin{array}{c} - \\ \text{Settling} \end{array} \begin{array}{c} 4 \\ \text{MS/s} \\ \text{MS/s} \\ \end{array} \begin{array}{c} \text{Pow er supply rejection} \\ \text{ratio} \end{array} \begin{array}{c} \text{Pow er supply rejection} \\ \text{ratio} \end{array} \begin{array}{c} - \\ \text{End } \end{array} \begin{array}{c} \text{Settling} \end{array} \begin{array}{c} - \\ \text{End } \end{array} \begin{array}{c} - \\ \text{Settling} \end{array} \begin{array}{c} - \\ \text{DAC_OUT} \end{array} \begin{array}{c} - \\ \text{Cload} \end{array} \begin{array}{c} - \\ \text{Cload} \end{array} \begin{array}{c} - \\ \text{Settling} \end{array} \begin{array}{c} - \\ \text{DAC} $			= 3.6 V				
$\begin{array}{c} \text{DAC current consumption} \\ \text{in quiescent mode} \end{array} \begin{array}{c} = 3.6 \text{V} \\ \text{With no load, w orst} \\ \text{code}(0\text{xF1C}) \text{ on the input, V}_{\text{REF+}} \end{array} \begin{array}{c} = 298 \text{J} \\ $			With no load, middle				
in quiescent mode $Code(0xF1C)$ on the input, V_{REF+} — $Code(0xF1C)$ in the input, $Code(0xF1C)$ in the input inpu			code(0x800) on the input, V _{REF+}	_	86	_	μΑ
in quiescent mode $ \begin{array}{c} \text{With no load, worst} \\ \text{code}(0x\text{F1C}) \text{ on the input, V}_{\text{REF+}} \\ = 3.6 \text{ V} \\ \end{array} $ $ \begin{array}{c} \text{DNL}^{(1)} \\ \text{DNL}^{(1)} \\ \text{DNL}^{(1)} \\ \text{Integral non-linearity} \\ \text{Offset}^{(1)} \\ \text{Offset error} \\ \end{array} $ $ \begin{array}{c} \text{DAC in 12-bit mode} \\ $	L (1)	DAC current consumption	= 3.6 V				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	IDDVREF+\''	in quiescent mode	With no load, worst				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			code(0xF1C) on the input, V _{REF+}	_	298	_	μΑ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			= 3.6 V				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	DN II (1)	Differential non-linearity	DAO in 40 bit was de				1.00
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	DINL	error	DAC In 12-bit mode	_	_	±3	LSB
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	INL ⁽¹⁾	Integral non-linearity	DAC in 12-bit mode		_	±4	LSB
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Offset ⁽¹⁾	Offset error	DAC in 12-bit mode			±12	LSB
$T_{\text{walkeup}}^{(2)}$ Wakeup from off state $ -$ 5 10 μs Update rate ⁽²⁾ DAC_{OUT} change from code i to i±1LSBs $ -$ 55 80 $-$ dB	GE ⁽¹⁾	Gain error	DAC in 12-bit mode			±0.5	%
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	T _{setting} ⁽¹⁾	Settling time	$C_{LOAD} \leqslant 50$ pF, $R_{LOAD} \geqslant 5$ k Ω		0.3	1	μs
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	T _{wakeup} ⁽²⁾	Wakeup from off state	_		5	10	μs
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Lindata	Max frequency for a correct					
code i to i±1LSBs Image: Code i	·	DAC_OUT change from	$C_{LOAD} \leqslant 50$ pF, $R_{LOAD} \geqslant 5$ k Ω	_	_	4	MS/s
PSRR ⁽²⁾ ratio — 55 80 — dB	rate	code i to i±1LSBs					
		Pow er supply rejection					
(to V _{DDA})	PSRR ⁽²⁾	ratio	_	55	80	_	dB
		(to V _{DDA})					

^{(1).} Based on characterization, not tested in production.

^{(2).} Guaranteed by design, not tested in production.



4.16. I2C characteristics

Table 4-32. I2C characteristics(1) (2)

Symbol	Parameter	Conditions	Standard mode		Standard mode		Standard mode Fast mode		node	Fast ı	mode us	Unit
			Min	Max	Min	Max	Min	Max				
t _{SCL(H)}	SCL clock high time		4.0		0.6	_	0.2	_	μs			
t _{SCL(L)}	SCL clock low time	_	4.7	_	1.3	_	0.5	_	μs			
t _{su(SDA)}	SDA setup time	_	2	_	0.8		0.1	_	μs			
t _{h(SDA)}	SDA data hold time	_	250	_	250	_	130	_	ns			
t _{r(SDA/SCL)}	SDA and SCL rise time	ı	_	1000	20	300	_	120	ns			
t _{f(SDA/SCL)}	SDA and SCL fall time	1	4	300	4	300	4	120	ns			
t _{h(STA)}	Start condition hold time	_	4.0	_	0.6	_	0.26		μs			

^{(1).} Guaranteed by design, not tested in production .

4.17. SPI characteristics

Table 4-33. Standard SPI characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{SCK}	SCK clock frequency	_	_		30	MHz
t _{SCK(H)}	SCK clock high time	Master mode, $f_{PCLKx} = 120 \text{ MHz}$, $presc = 8$	31.83	33.33	34.83	ns
tsck(L)	SCK clock low time	Master mode, $f_{PCLKx} = 120 \text{ MHz}$, presc = 8	31.83	33.33	34.83	ns
		SPI master mode				
t _{V(MO)}	Data output valid time	_	_	5	6	ns
t _{H(MO)}	Data output hold time	_	3	_		ns
tsu(MI)	Data input setup time	_	1	_	_	ns
t _{H(MI)}	Data input hold time	_	0	_	_	ns
		SPI slave mode				
tsu(NSS)	NSS enable setup time	_	0	_	_	ns
t _{H(NSS)}	NSS enable hold time	_	1	_		ns
t _{A(SO)}	Data output access time	_	5	_	9	ns
t _{DIS(SO)}	Data output disable time	_	6	_	10	ns
t _{V(SO)}	Data output valid time	_	_	10	12	ns
t _{H(SO)}	Data output hold time	_	8		_	ns
t _{SU(SI)}	Data input setup time	_	0			ns
t _{H(SI)}	Data input hold time		1	_	_	ns

^{(1).} Based on characterization, not tested in production.

^{(2).} Test condition :GPIO_SPEED set 2 MHz and external pull-up resistor value is 1 kΩ when operate EEPROM with



4.18. I2S characteristics

Table 4-34. I2S characteristics(1) (2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode (data: 16 bits,	3.075	3.077	3.079	
fck	Clock frequency	Audio frequency = 96 kHz)	3.075	3.077	3.079	MHz
		Slave mode	0	_	10	
t _H	Clock high time		162	_	_	ns
t∟	Clock low time	_	163	_	_	ns
t _{V(WS)}	WS valid time	Master mode	0	_	_	ns
t _{H(WS)}	WS hold time	Master mode	0	_	_	ns
tsu(ws)	WS setup time	Slave mode	0	_	_	ns
t _{H(WS)}	WS hold time	Slave mode	2	_	_	ns
December	I2S slave input clock duty	01		50		0/
Ducy _(SCK)	cycle	Slave mode	_	50		%
tsu(sd_mr)	Data input setup time	Master mode	1	_	_	ns
t _{su(SD_SR)}	Data input setup time	Slave mode	0	_	_	ns
t _{H(SD_MR)}	Data input hald time	Master receiver	0	_	_	ns
t _{H(SD_SR)}	Data input hold time	Slave receiver	1	_	_	ns
4	Data autout valid time	Slave transmitter			12	20
t _V (SD_ST)	Data output valid time	(after enable edge)		_	12	ns
t. (05, 07)	Data output hold time	Slave transmitter	7			ns
t _{h(SD_ST)}	Data output noid time	(after enable edge)	,			115
t (00 MT)	Data output valid time	Master transmitter			6	ne
t _V (SD_MT)	Data output valid time	(after enable edge)	_		Ö	ns
t. (00 14=	Data output hold time	Master transmitter	2			nc
t _{h(SD_MT)}	Data output hold time	(after enable edge)	2			ns

^{(1).} Guaranteed by design, not tested in production.

4.19. USART characteristics

Table 4-35. USART characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency	f _{PCLKx} = 120 MHz	-	-	60	MHz
t _{SCK(H)}	SCK clock high time	f _{PCLKx} = 120 MHz	7.5	_	_	ns
t _{SCK(L)}	SCK clock low time	f _{PCLKx} = 120 MHz	7.5		_	ns

^{(1).} Guaranteed by design, not tested in production.

^{(2).} Based on characterization, not tested in production.



4.20. SDIO characteristics

Table 4-36. SDIO characteristics(1) (2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f _{PP} (3)	Clock frequency in data transfer mode	_	0	_	48	MHz	
t _{W(CKL)} (3)	Clock low time	$f_{pp} = 48 \text{ MHz}$	10.5	11	_	ns	
tw(ckh) (3)	Clock high time	$f_{pp} = 48 \text{ MHz}$	9.5	10	_	ns	
	CMD, D inputs (referenced to C	CK) in MMC and S	D HS mod	de			
t _{ISU} (4)	Input setup time HS	f _{pp} = 48 MHz	4	_	_	ns	
t _{IH} ⁽⁴⁾	Input hold time HS	$f_{pp} = 48 \text{ MHz}$	3	_	_	ns	
	CMD, D outputs (referenced to 0	CK) in MMC and S	SD HS ma	de			
t _{OV} ⁽³⁾	Output valid time HS	$f_{pp} = 48 \text{ MHz}$	_	_	13.8	ns	
t _{OH} (3)	Output hold time HS	$f_{pp} = 48 \text{ MHz}$	12	_		ns	
	CMD, D inputs (referenced	to CK) in SD defa	ult mode				
t _{ISUD} (4)	Input setup time SD	f _{pp} = 24 MHz	3	_	_	ns	
t _{IHD} ⁽⁴⁾	Input hold time SD	$f_{pp} = 24 \text{ MHz}$	3	_	_	ns	
	CMD, D outputs (referenced to CK) in SD default mode						
t _{OVD} (3)	Output valid default time SD	$f_{pp} = 24 \text{ MHz}$		2.4	2.8	ns	
t _{OHD} (3)	Output hold default time SD	$f_{pp} = 24 \text{ MHz}$	0.8	_	_	ns	

^{(1).} CLK timing is measured at 50% of $V_{\mbox{\scriptsize DD}}.$

4.21. CAN characteristics

Refer to <u>Table 4-23. I/O port DC characteristics</u> for more details on the input/output alternate function characteristics (CANTX and CANRX).

4.22. USBD characteristics

Table 4-37. USBD start up time

Symbol	Parameter	Max	Unit
tstartup ⁽¹⁾	USBD startup time	1	μs

^{(1).} Guaranteed by design, not tested in production.

^{(2).} Capacitive load $C_L = 30 \text{ pF}$.

^{(3).} Based on characterization, not tested in production.

^{(4).} Guaranteed by design, not tested in production.



Table 4-38. USBD DC electrical characteristics

Symbo	ol	Parameter	Conditions	Min	Тур	Max	Unit
	V_{DD}	USBD operating voltage	_	3	_	3.6	٧
Input	V_{DI}	Differential input sensitivity	I(USBDP, USBDM)	0.2	_	_	
levels ⁽¹⁾	V _{СМ}	Differential common mode range	Includes V _{DI} range	0.8	_	2.5	V
	V_{SE}	Single ended receiver threshold		1.3	_	2.0	
Output	V_{OL}	Static output level low	R_L of 1.5 $k\Omega$ to 3.6 V	_	0.064	0.3	V
levels ⁽²⁾	Vон	Static output level high	R_L of 15 $k\Omega$ to V_{SS}	2.8	3.3	3.6	V


^{(1).} Guaranteed by design, not tested in production.

Table 4-39. USBD full speed-electrical characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _R	Rise time	CL = 50 pF	4	_	20	ns
t _F	Fall time	CL = 50 pF	4	_	20	ns
t _{RFM}	Rise / fall time matching	t _R / t _F	90	_	110	%
VCRS	Output signal crossover voltage	_	1.3	_	2.0	V

^{(1).} Guaranteed by design, not tested in production.

Figure 4-8. USBD timings: definition of data signal rise and fall time



4.23. EXMC characteristics

Table 4-40. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings(1)(2)(3)(4)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	40.5	42.5	ns
t _{V(NOE_NE)}	EXMC_NEx low to EXMC_NOE low	0	1	ns
t _{w(NOE)}	EXMC_NOE low time	40.5	42.5	ns
t _{h(NE_NOE)}	EXMC_NOE high to EXMC_NE high hold time	0		ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0		ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0		ns
t _{su(DATA_NE)}	Data to EXMC_NEx high setup time	32.2		ns
t _{su(DATA_NOE)}	Data to EXMC_NOEx high setup time	32.2	_	ns
th(DATA_NOE)	Data hold time after EXMC_NOE high	0	1	ns
t _{h(DATA_NE)}	Data hold time after EXMC_NEx high	0	ı	ns
t _{v(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0	_	ns
t _{w(NADV)}	EXMC_NA DV low time	7.3	9.3	ns

^{(2).} Based on characterization, not tested in production.



- (1). $C_L = 30 pF$.
- (2). Guaranteed by design, not tested in production.
- (3). Based on characterization, not tested in production.
- (4). Based on configure: f_{HCLK} = 120 MHz, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.

Table 4-41. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings(1)(2)(3)(4)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	23.9	25.9	ns
t _{V(NWE_NE)}	EXMC_NEx low to EXMC_NWE low	7.3	_	ns
t _{w(NWE)}	EXMC_NWE low time	7.3	9.3	ns
t _{h(NE_NWE)}	EXMC_NWE high to EXMC_NE high hold time	7.3	9.3	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
tv(NADV_NE)	EXMC_NEx low to EXMC_NADV low	0	_	ns
t _{w(NADV)}	EXMC_NA DV low time	7.3	9.3	ns
t _{h(AD_NADV)}	EXMC_AD(address) valid hold time after EXMC_NADV high	15.6	_	ns
t _{h(A_NWE)}	Address hold time after EXMC_NWE high	7.3	_	ns
t _{h(BL_NWE)}	EXMC_BL hold time after EXMC_NWE high	7.3	_	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	_	ns
t _{v(DATA_NADV)}	EXMC_NA DV high to DATA valid	0	_	ns
t _{h(DATA_NWE)}	Data hold time after EXMC_NWE high	7.3	_	ns

^{(1).} $C_L = 30 pF$.

- (2). Guaranteed by design, not tested in production.
- (3). Based on characterization, not tested in production.
- (4) .Based on configure: f_{HCLK} = 120 MHz, AddressSetupTime = 0, AddressHoldTime= 1, DataSetupTime = 1.

Table 4-42. Asynchronous multiplexed PSRAM/NOR read timings(1)(2)(3)(4)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	57.1	59.1	ns
tv(NOE_NE)	EXMC_NEx low to EXMC_NOE low	23.9	_	ns
t _{w(NOE)}	EXMC_NOE low time	32.2	34.2	ns
t _{h(NE_NOE)}	EXMC_NOE high to EXMC_NE high hold time	0	1	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	1	ns
t _{v(A_NOE)}	Address hold time after EXMC_NOE high	0	_	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0		ns
t _{h(BL_NOE)}	EXMC_BL hold time after EXMC_NOE high	0	1	ns
t _{su(DATA_NE)}	Data to EXMC_NEx high setup time	33.2	_	ns
t _{su(DATA_NOE)}	Data to EXMC_NOEx high setup time	33.2	_	ns
th(DATA_NOE)	Data hold time after EXMC_NOE high	0	_	ns
t _{h(DATA_NE)}	Data hold time after EXMC_NEx high	0	_	ns
t _{v(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0	1	ns
t _{w(NADV)}	EXMC_NA DV low time	7.3	9.3	ns
T _{h(AD_NADV)}	EXMC_AD(adress) valid hold time after EXMC_NADV high	7.3	9.3	ns

^{(1).} $C_L = 30 \, pF$.

 $[\]hbox{(2). Guaranteed by design, not tested in production.}\\$



- (3). Based on characterization, not tested in production.
- (4). Based on configure: f_{HCLK} = 120 MHz, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.

Table 4-43. Asynchronous multiplexed PSRAM/NOR write timings(1)(2)(3)(4)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	40.5	42.5	ns
tv(NWE_NE)	EXMC_NEx low to EXMC_NWE low	7.3	ı	ns
t _{w(NWE)}	EXMC_NWE low time	23.9	25.9	ns
t _{h(NE_NWE)}	EXMC_NWE high to EXMC_NE high hold time	7.3	_	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
tv(NADV_NE)	EXMC_NEx low to EXMC_NADV low	0	_	ns
t _{w(NADV)}	EXMC_NA DV low time	7.3	9.3	ns
t _{h(AD_NADV)}	EXMC_AD(address) valid hold time after EXMC_NADV high	7.3	_	ns
t _{h(A_NWE)}	Address hold time after EXMC_NWE high	7.3		ns
t _{h(BL_NWE)}	EXMC_BL hold time after EXMC_NWE high	7.3	_	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	_	ns
t _{v(DATA_NADV)}	EXMC_NA DV high to DATA valid	7.3	_	ns
t _{h(DATA_NWE)}	Data hold time after EXMC_NWE high	7.3	_	ns

^{(1).} $C_L = 30 pF$.

- (2). Guaranteed by design, not tested in production.
- (3). Based on characterization, not tested in production.
- (4). Based on configure: f_{HCLK} = 120 MHz, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.

Table 4-44. Synchronous multiplexed PSRAM/NOR read timings(1)(2)(3)(4)

Symbol	Parameter	Min	Max	Unit
tw(CLK)	EXMC_CLK period	33.2	_	ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0	1	ns
td(CLKH-NExH)	EXMC_CLK high to EXMC_NEx high	15.6	1	ns
td(CLKL-NADVL)	EXMC_CLK low to EXMC_NA DV low	0	-	ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NA DV high	0		ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0	ı	ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	15.6		ns
t _{d(CLKL-NOEL)}	EXMC_CLK low to EXMC_NOE low	0		ns
t _{d(CLKH-NOEH)}	EXMC_CLK high to EXMC_NOE high	15.6	_	ns
t _{d(CLKL-ADV)}	EXMC_CLK low to EXMC_AD valid	0	_	ns
t _{d(CLKL-ADIV)}	EXMC_CLK low to EXMC_AD invalid	0	_	ns

^{(1).} $C_L = 30 pF$.

- (2). Guaranteed by design, not tested in production.
- (3). Based on characterization, not tested in production.
- (4). Based on configure: f_{HCLK} = 120 MHz, BurstAccessMode = Enable; Memory Type = PSRAM; WriteBurst=Enable; CLKDivision = 3(EXMC_CLK is 4 divided by HCLK); Data Latency = 1.

Table 4-45. Synchronous multiplexed PSRAM write timings(1)(2)(3)(4)

	· ·			
Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	33.2	_	ns
td(CLKL-NExL)	EXMC CLK low to EXMC NEx low	0	_	ns

GD32F303xx Datasheet

t _d (CLKH-NExH)	EXMC_CLK high to EXMC_NEx high	15.6	ı	ns
td(CLKL-NADVL)	EXMC_CLK low to EXMC_NA DV low	0	1	ns
td(CLKL-NADVH)	EXMC_CLK low to EXMC_NA DV high	0	1	ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0		ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	15.6		ns
t _{d(CLKL-NWEL)}	EXMC_CLK low to EXMC_NWE low	0	ı	ns
t _{d(CLKH-NWEH)}	EXMC_CLK high to EXMC_NWE high	15.6	ı	ns
t _{d(CLKL-ADIV)}	EXMC_CLK low to EXMC_AD invalid	0	ı	ns
t _{d(CLKL-DATA)}	t _{d(CLKL-DATA)} EXMC_A/D valid data after EXMC_CLK low		ı	ns
th(CLKL-NBLH)	EXMC_CLK low to EXMC_NBL high	0		ns

^{(1).} $C_L = 30 pF$.

- (2). Guaranteed by design, not tested in production.
- (3). Based on characterization, not tested in production.
- (4). Based on configure: f_{HCLK} = 120 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.

Table 4-46. Synchronous non-multiplexed PSRAM/NOR read timings(1)(2)(3)(4)

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	33.2		ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0		ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	15.6	1	ns
t _d (CLKL-NADVL)	EXMC_CLK low to EXMC_NA DV low	0	_	ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NA DV high	0	_	ns
t _{d(CLKL-AV)}	t _{d(CLKL-AV)} EXMC_CLK low to EXMC_Ax valid		_	ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	15.6	_	ns
t _{d(CLKL-NOEL)}	t _{d(CLKL-NOEL)} EXMC_CLK low to EXMC_NOE low		_	ns
t _{d(CLKH-NOEH)}	EXMC_CLK high to EXMC_NOE high	15.6	_	ns

^{(1).} $C_L = 30 pF$.

- (2). Guaranteed by design, not tested in production.
- (3). Based on characterization, not tested in production.
- (4). Based on configure: HCLK = 120 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.

Table 4-47. Synchronous non-multiplexed PSRAM write timings(1)(2)(3)(4)

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	33.2	1	ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0	_	ns
t _d (CLKH-NExH)	EXMC_CLK high to EXMC_NEx high	15.6	_	ns
t _d (CLKL-NADVL)	EXMC_CLK low to EXMC_NA DV low	0	_	ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NA DV high	0	_	ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0	_	ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	15.6		ns
t _{d(CLKL-NWEL)}	EXMC_CLK low to EXMC_NWE low	0	1	ns
t _{d(CLKH-NWEH)}	EXMC_CLK high to EXMC_NWE high	15.6	_	ns
t _{d(CLKL-DATA)}	EXMC_A/D valid data after EXMC_CLK low	0	_	ns
t _{h(CLKL-NBLH)}	EXMC_CLK low to EXMC_NBL high	0	_	ns



- (1). $C_L = 30 pF$.
- (2). Guaranteed by design, not tested in production.
- (3). Based on characterization, not tested in production.
- (4). Based on configure: HCLK = 120 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3(EXMC_CLKis4 divided by HCLK); DataLatency = 1.

4.24. TIMER characteristics

Table 4-48. TIMER characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
4	Timer resolution time	_	1		t _{TIMERxCLK}
t _{res}	Timer resolution time	f _{TIMERxCLK} = 120 MHz	8.4		ns
f	Timer external alook frequency	_	0	f _{TIMERxCLK} /2	MHz
f _{EXT}	Timer external clock frequency	f _{TIMERxCLK} = 120 MHz	0	60	MHz
RES	Timer resolution	_	_	16	bit
*	16-bit counter clock period	_	1	65536	t _{TIMERxCLK}
tCOUNTER	w hen internal clock is selected	f _{TIMERxCLK} = 120 MHz	0.0084	546	μs
t	Maximum possible count	_	_	65536x65536	t _{TIMERx} CLK
tmax_count	iviaximum possible count	f _{TIMERXCLK} = 120 MHz	_	35.7	S

^{(1).} Guaranteed by design, not tested in production.

4.25. WDGT characteristics

Table 4-49. FWDGT min/max timeout period at 40 kHz (IRC40K) (1)

Prescaler divider	PR[2:0] bits	Min timeout RLD[11:0] = 0x000	Max timeout RLD[11:0] = 0xFFF	Unit
1/4	000	0.1	409.6	
1/8	001	0.2	819.2	
1/16	010	0.4	1638.4	
1/32	011	0.8	3276.8	ms
1/64	100	1.6	6553.6	
1/128	101	3.2	13107.2	
1/256	110 or 111	6.4	26214.4	

^{(1).} Guaranteed by design, not tested in production.

Table 4-50. WWDGT min-max timeout value at 60 MHz (f_{PCLK1})⁽¹⁾

Prescaler divider	PSC[2:0]	Min timeout value CNT[6:0] = 0x40	Unit	Max timeout value CNT[6:0] = 0x7F	Unit
1/1	00	68.27		4.37	
1/2	01	136.53		8.74	
1/4	10	273.07	μs	17.48	ms
1/8	11	546.13		34.96	

 $^{(1). \} Guaranteed \ by \ design, \ not \ tested \ in \ production.$



4.26. Parameter conditions

Unless otherwise specified, all values given for VDD = VDDA = 3.3 V, TA = 25 °C.



5. Package information

5.1. LQFP144 package outline dimensions

Figure 5-1. LQFP144 package outline




Table 5-1. LQFP144 package dimensions


Symbol	Min	Тур	Max
А	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
А3	0.59	0.64	0.69
D	21.80	22.0	22.20
D1	19.90	20.0	20.10
Е	21.80	22.0	22.20
E1	19.90	20.0	20.10
θ	0°	3.5°	7°
С	0.13	_	0.17
c1	0.12	0.13	0.14
L	0.45	_	0.75
L1	_	1.0 REF	
b	0.18		0.26
b1	0.17	0.20	0.23



Symbol	Min	Тур	Max
е	_	0.50 BSC	_

5.2. LQFP100 package outline dimensions

Figure 5-2. LQFP100 package outline






Table 5-2. LQFP100 package dimensions

Symbol	Min	Тур	Max
Α	_		1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
А3	0.59	0.64	0.69
D	15.80	16.0	16.20
D1	13.90	14.0	14.10
Е	15.80	16.0	16.20
E1	13.90	14.0	14.10
θ	0°	3.5°	7°
С	0.13	_	0.17
c1	0.12	0.13	0.14
L	0.45	0.6	0.75



Symbol	Min	Тур	Max
L1	_	1.0 REF	
b	0.18	0.20	0.26
b1	0.17	0.20	0.23
eB	15.05	_	15.35
е	_	0.50 BSC	_

5.3. LQFP64 package outline dimensions

Figure 5-3. LQFP64 package outline




Table 5-3. LQFP64 package dimensions

Symbol	Min	Тур	Max
А	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
А3	0.59	0.64	0.69
D	11.80	12.00	12.20
D1	9.90	10.00	10.10
E	11.80	12.00	12.20
E1	9.90	10.00	10.10
θ	0°	3.5°	7°



Symbol	Min	Тур	Max
С	0.13	_	0.17
L	0.45	0.60	0.75
L1		1.00 REF	
b	0.17	0.20	0.27
е		0.50 BSC	_
eB	11.25	_	11.45

5.4. LQFP48 package outline dimensions

Figure 5-4. LQFP48 package outline




Table 5-4. LQFP48 package dimensions

Symbol	Min	Тур	Max
A	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
А3	0.59	0.64	0.69
b	0.18		0.26
b1	0.17	0.20	0.23



С	0.13	_	0.17
с1	0.12	0.13	0.14
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
Е	8.80	9.00	9.20
eB	8.10	_	8.25
E1	6.90	7.00	7.10
е	0.50 BSC		
L	0.45	_	0.75
L1	1.00REF		
θ	0	-	7°

5.5. Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter " Θ ". For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

 $\Theta_{\text{ JA}}\!\!:$ Thermal resistance, junction-to-ambient.

 Θ JB: Thermal resistance, junction-to-board.

 Θ _{JC}: Thermal resistance, junction-to-case.

 Ψ_{JB} : Thermal characterization parameter, junction-to-board.

 Ψ_{JT} : Thermal characterization parameter, junction-to-top center.

$$\Theta_{JA} = (T_J - T_A)/P_D$$

$$\Theta_{JB} = (T_J - T_B)/P_D$$

$$\Theta_{JC} = (T_J - T_C)/P_D$$

Where, T_J = Junction temperature.

 $T_A = Ambient temperature$

T_B = Board temperature

T_C = Case temperature which is monitoring on package surface

 P_D = Total power dissipation

 Θ JA represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower Θ JA can be considerate as better overall thermal performance. Θ JA is generally used to estimate junction temperature.

 Θ JB is used to measure the heat flow resistance between the chip surface and the PCB board. Θ JC represents the thermal resistance between the chip surface and the package top case.

 Θ_{JC} is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).



Table 5-5. Package thermal characteristics⁽¹⁾

Symbol	Condition	Package	Value	Unit
0	T _A = 85°C, Natural convection, 2S2P	LQFP144	48.76	
		LQFP100	47.19	۰۵۸۸
⊕ JA	PCB	LQFP64	61.80	°C/W
		LQFP48	64.40	
		LQFP144	35.00	
⊕ JB	T 25°C Cold plata 282B DCB	LQFP100	27.43	°C/M
⊕ JB	T _A = 25°C, Cold plate, 2S2P PCB	LQFP64	42.83	°C/W
		LQFP48	42.32	
ΘJC	T _A = 25°C, Cold plate, 2S2P PCB	LQFP144	12.03	°C/W
		LQFP100	8.57	
		LQFP64	21.98	
		LQFP48	22.47	
		LQFP144	35.32	
Ψ_{JB}	T _A = 85°C, Natural convection, 2S2P PCB	LQFP100	31.42	°C/W
Ψ JB		LQFP64	43.05	- C/VV
		LQFP48	42.42	
Ψл	T _A = 85°C, Natural convection, 2S2P PCB	LQFP144	1.86	
		LQFP100	1.00	۰۵۸۸
		LQFP64	1.58	°C/W
		LQFP48	1.74	

⁽¹⁾ Thermal characteristics are based on simulation, and meet JEDEC specification.



6. Ordering information

Table 6-1. Part ordering code for GD32F303xx devices

Ordering code		Package Package type		Temperature
Ordering code	Flash (KB)	Package	Package type	operating range
GD32F303CCT6	256	LQFP48	Green	Industrial
OD321 30300 10	230	LQI170	Oreen	-40°C to +85°C
GD32F303CET6	512	LQFP48	Green	Industrial
0000210000210	012	Larrio	Oroch	-40°C to +85°C
GD32F303CGT6	1024	LQFP48	Green	Industrial
02021 00000 10	1021	Larrio	Groon	-40°C to +85°C
GD32F303RCT6	256	LQFP64	Green	Industrial
				-40°C to +85°C
GD32F303RET6	512	LQFP64	Green	Industrial
				-40°C to +85°C
GD32F303RGT6	1024	LQFP64	Green	Industrial
			0.00.	-40°C to +85°C
GD32F303RIT6	2048	LQFP64	Green	Industrial
			0.00	-40°C to +85°C
GD32F303RKT6	3072	LQFP64	Green	Industrial
			0.00	-40°C to +85°C
GD32F303VCT6	256	LQFP100	Green	Industrial
				-40°C to +85°C
GD32F303VET6	512	LQFP100	Green	Industrial
				-40°C to +85°C
GD32F303VET7	512	LQFP100	Green	Industrial
				-40°C to +105°C
GD32F303VGT6	1024	LQFP100	Green	Industrial
				-40°C to +85°C
GD32F303VIT6	2048	LQFP100	Green	Industrial
				-40°C to +85°C
GD32F303VKT6	3072	LQFP100	Green	Industrial
				-40°C to +85°C
GD32F303ZCT6	256	LQFP144	Green	Industrial
				-40°C to +85°C
GD32F303ZET6	512	LQFP144	Green	Industrial
				-40°C to +85°C
GD32F303ZGT6	1024	LQFP144	Green	Industrial
				-40°C to +85°C
GD32F303ZIT6	2048	LQFP144	Green	Industrial
				-40°C to +85°C



GD32F303xx Datasheet

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32F303ZKT6	3072	LQFP144	Green	Industrial -40°C to +85°C



Table 6-2. Part ordering code for GD32F303xx devices (Cont.)

Table 6-2. Part ord			Temperature	
Ordering code	Flash (KB)	Package	Package type	operating range
CD22E202CCTE	256	LOED49	Green	Commercial
GD32F303CCT5	256	LQFP48	Green	-20°C to +85°C
GD32F303CET5	512	LQFP48	Green	Commercial
GD321 303CL 13	312	LQI F40	Green	-20°C to +85°C
GD32F303CGT5	1024	LQFP48	Green	Commercial
0000010	1021	24.1.10	0.00	-20°C to +85°C
GD32F303RCT5	256	LQFP64	Green	Commercial
				-20°C to +85°C
GD32F303RET5	512	LQFP64	Green	Commercial
			0.00.	-20°C to +85°C
GD32F303RGT5	1024	LQFP64	Green	Commercial
GB021 000110 10	1021	Editot	Groon	-20°C to +85°C
GD32F303RIT5	2048	LQFP64	Green	Commercial
GD321 3031(113	2040	LQI F04	Green	-20°C to +85°C
GD32F303RKT5	3072	LQFP64	Green	Commercial
GD32F303KK13	3072	LQFF04	Green	-20°C to +85°C
CD20F202VCTF	050	LOFPHOO	Creer	Commercial
GD32F303VCT5	256	LQFP100	Green	-20°C to +85°C
OD00F000\/FTF	540	LOFPIOO	0	Commercial
GD32F303VET5	512	LQFP100	Green	-20°C to +85°C
OD00F000\/OT5	4004	LOFPIO		Commercial
GD32F303VGT5	1024	LQFP100	Green	-20°C to +85°C
OD005000\/ITE	0040	LOFPIOO	0	Commercial
GD32F303VIT5	2048	LQFP100	Green	-20°C to +85°C
OD00F000\///TF	0070	LOFPIO		Commercial
GD32F303VKT5	3072	LQFP100	Green	-20°C to +85°C
00000000000		1.050444		Commercial
GD32F303ZCT5	256	LQFP144	Green	-20°C to +85°C
_		_	_	Commercial
GD32F303ZET5	512	LQFP144	Green	-20°C to +85°C
		_	_	Commercial
GD32F303ZGT5	1024	LQFP144	Green	-20°C to +85°C
				Commercial
GD32F303ZIT5	2048	LQFP144	Green	-20°C to +85°C
		_	_	Commercial
GD32F303ZKT5	3072	LQFP144	Green	-20°C to +85°C



7. Revision history

Table 7-1. Revision history

Revision No.	Description	Date
1.0	Initial release	Mar.25, 2017
1.1	Characteristics values updated	Dec.11, 2017
1.2	Repair history accumulation error	Jan.24, 2018
1.3	Repair history accumulation error	Dec.16, 2018
1.4	add temperature sensor characteristics	Jun.10, 2019
1.5	Add functional description of PD0 and PD1 to the packages below 100pin	Mar.6, 2020
1.6	Add parameter of power dissipation in <u>Table 4-1</u> Add <u>Table 5-5. Package thermal characteristics</u> (1)	Jun.30, 2021



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, expressor implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume anyliability arising out of the application or use of any Product described in this document. Any information provided in this documentisprovided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use ascomponents in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability alising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injuryor death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2021 GigaDevice - All rights reserved