AD174A Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: 1.0

Date: 2023.07.13



AD174A Features

CPU

- 32bit DSP
- Maximum speed 160MHz
- Interrupts with 8 priority level

Memory

Optional built-in flash memory

Clocks

- On-chip 16 MHz clock
- On-chip 200KHz lower-temperature-drift clock

Audio APA

- Support for driving 4 or 8 ohm speaker
- Mono Class-D Speaker Amplifier
 - $0.42W/8 \Omega @3.7V$
 - $0.17W/8 \Omega @2.4V$
 - 0.62W/4 Ω @3.7V
 - 0.25W/4 Ω @2.4V

Peripherals

- Three multi-function 16-bit timers, support capture and PWM mode
- Two UART Controllers(UART0/1) supports DMA and Flow Control
- One IIC Master controller

- Two SPI Master / Slaver controller with DMA SPI0 support 4bit,SPI1 support 2bit
- 13-channel 10-bit general purpose ADC
- 4-channel Advance PWM controller
- 16 Individually programmable and multiplexed GPIO pins
- Digital peripheral crossbar
- Up to 12 external interrupt / wake-up source (low power available,can be multiplexed to any I/O)
- Watchdog

PMU

- Less than 2uA soft off current
- VBAT range : 2.0V to 5.5V
- IOVDD range: 2.0V to 3.4V

Packages

TSSOP20

Temperature

- Operating temperature: -40° C to $+85^{\circ}$ C
- Storage temperature: -65° C to $+150^{\circ}$ C

Applications

- Sound Toy
- Audio player
- Universal Microcontroller



1 Block Diagram




Figure 1-1 AD174A Block Diagram



2 Pin Definition

2.1 Pin Assignment




Figure 2-1 AD174A Package Diagram



2.2 Pin Description

Table 2-1 AD174A Pin Description

PN		1	1	Table 2-1 AD17	4A1 iii Description
PA6		Name	Туре	Function	Other Function
PA6				CNIC	ADC6:ADC Input Channel 6;
DARTITE::Uart Data Output;	1	PA6	I/O		SPI1CLK:SPI1 Clk;
PA5				(pull down)	UART1TX:Uart1 Data Output;
PA5					ADC5:ADC Input Channel 5;
UART1 CTS:Uart1 request to send; UART1 RTS:Uart1 request to send; UART1 RTS:Uart1 request to send;					PWMCK1;
ADC4:ADC Input Channel 4; PWMCK0; SPI0D3:SPI0 Data 3; UART0RX;Uar0 Data Input; PWMCHII:Motor PWM ChannelI(H); ADC3:ADC Input Channel 3; SPI0D2:SPI0 Data 2; UART0TX;Uar0 Data Output; PWMCHII:Motor PWM ChannelI(L); CAP0:Timer0 Capture; CAP2:Timer2 Capture; PWM0:Timer0 PWM Output; ADC2:ADC Input Channel 2; SPI0DI(1):SPI1 Data In(1); TMR0:Timer0 Clock Input; TMR2:Timer2 PWM Output; ADC1:ADC Input Channel 1; SPI0DO(0):SPI0 Data Out(0); I2C SDA; PWMCH0H:Motor PWM Channel0(H); CAP1:Timer1 Capture; LVD:Low Voltage Detect; Long press reset; ADC0:ADC Input Channel 0; SPI0CLK:SPI0 Clix; I2C SCL; TMR1:Timer1 Clock Input; PWM1:Timer1 PWM Output; PWMCH0L:Motor PWM Channel0(L); PWMCH0L:Motor PWM Channel0(2	PA5	I/O	GPIO	UART1 CTS:Uart1 clear to send;
PWMCK0: SPI0D3:SPI0 Data 3; UARTORX:Uart0 Data Input; PWMCHIH:Motor PWM Channel1(H); ADC3:ADC Input Channel 3; SPI0D2:SPI0 Data 2; UARTORX:Uart0 Data Output; PWMCHIL:Motor PWM Channel1(L); CAP0:Timer0 Capture; CAP2:Timer2 Capture; PWMCHIL:Motor PWM Channel1(L); CAP0:Timer0 PWM Channel1(L); CAP0:Timer0 PWM Output; ADC2:ADC Input Channel 2; SPI0DI(1):SPI1 Data In(1); TMR0:Timer0 Clock Input; TMR2:Timer2 Clock Input; PWM2:Timer2 PWM Output; ADC1:ADC Input Channel 1; SPI0DO(0):SPI0 Data Out(0); 12C SDA; PWMCH0H:Motor PWM Channel0(H); CAP1:Timer1 Capture; LVD:Low Voltage Detect: Long press reset; ADC0:ADC Input Channel 0; SPI0CLK:SPI0 Clk; TMR1:Timer1 Clock Input; PWM1:Timer1 PWM Output; PWMCH0IL:Motor PWM Channel0(L); PWMCH0IL:Motor PWM Channel0(L); PWMCH0IL:Motor PWM Channel0(L); PW					UART1 RTS:Uart1 request to send;
3					ADC4:ADC Input Channel 4;
UARTORX:UartO Data Input; PWMCHIH:Motor PWM Channel I(H); ADC3:ADC Input Channel 3; SPI0D2:SPI0 Data 2; UARTOTX:UartO Data Output; PWMCHIL:Motor PWM ChannelI(L); CAP0:Timer0 Capture; CAP2:Timer2 Capture; PWM0:Timer0 PWM Output; ADC2:ADC Input Channel 2; SPI0DI(1):SPI1 Data In(1); TMR0:Timer0 Clock Input; TMR2:Timer2 Clock Input; PWM2:Timer2 PWM Output; ADC1:ADC Input Channel 1; SPI0DO(0):SPI0 Data Out(0); I2C SDA; PWMCHOH:Motor PWM Channel0(H); CAP1:Timer1 Capture; LVD:Low Voltage Detect; Long press reset; ADC0:ADC Input Channel 0; SPI0CLK:SPI0 Clk; I2C SCL; TMR1:Timer1 Clock Input; PWM1:Timer1 PWM Output; PWM1:Timer1 PWM Output; PWM1:Timer1 PWM Output; PWMCHOL:Motor PWM Channel0(L);					PWMCK0;
PWMCHIH:Motor PWM Channel I(h);	3	PA4	I/O	GPIO	SPI0D3:SPI0 Data 3;
ADC3:ADC Input Channel 3; SPI0D2:SPI0 Data 2; UART0TX:Uart0 Data Output; PWMCHIL:Motor PWM Channel1(L); CAP0:Timer0 Capture; CAP2:Timer2 Capture; PWM0:Timer0 PWM Output; ADC2:ADC Input Channel 2; SPI0DI(1):SPI1 Data In(1); TMR0:Timer0 Clock Input; TMR2:Timer2 Clock Input; PWM2:Timer2 PWM Output; ADC1:ADC Input Channel 1; SPI0DO(0):SPI0 Data Out(0); I2C SDA; PWMCH0H:Motor PWM Channel0(H); CAP1:Timer1 Capture; LVD:Low Voltage Detect; Long press reset; ADC0:ADC Input Channel 0; SPI0CLK:SPI0 Clk; I2C SCL; TMR1:Timer1 Clock Input; PWM1:Timer1 PWM Output; PWMCH0L:Motor PWM Channel0(L);					UART0RX:Uart0 Data Input;
SPIOD2:SPIO Data 2: UARTOTX:UartO Data Output; PWMCHIL:Motor PWM Channel1(L); CAP0:Timer0 Capture; CAP2:Timer2 Capture; PWM0:Timer0 PWM Output; ADC2:ADC Input Channel 2; SPIODI(1):SPI1 Data In(1); TMR0:Timer0 Clock Input; TMR2:Timer2 Clock Input; PWM2:Timer2 PWM Output; ADC1:ADC Input Channel 1; SPIODO(0):SPIO Data Out(0); I2C SDA; PWMCH0H:Motor PWM Channel0(H); CAP1:Timer1 Capture; LVD:Low Voltage Detect; Long press reset; ADC0:ADC Input Channel 0; SPIOCLK:SPIO Clk; I2C SCL; TMR1:Timer1 Clock Input; PWM1:Timer1 PWM Output; PWMCH0L:Motor PWM Channel0(L);					PWMCH1H:Motor PWM Channel1(H);
PA3					ADC3:ADC Input Channel 3;
4 PA3 I/O GPIO PWMCH1L:Motor PWM Channel1(L); CAP0:Timer0 Capture; CAP2:Timer2 Capture; PWM0:Timer0 PWM Output; ADC2:ADC Input Channel 2; SPI0DI(1):SPI1 Data In(1); TMR0:Timer0 Clock Input; TMR2:Timer2 PWM Output; ADC1:ADC Input Channel 1; SPI0DO(0):SPI0 Data Out(0); I2C SDA; PWMCH0H:Motor PWM Channel0(H); CAP1:Timer1 Capture; LVD:Low Voltage Detect; Long press reset; ADC0:ADC Input Channel 0; SPI0CLK:SPI0 Clk; I2C SCL; TMR1:Timer1 Clock Input; PWM1:Timer1 PWM Output; PWMCH0L:Motor PWM Channel0(L);					SPI0D2:SPI0 Data 2;
CAP0:Timer0 Capture; CAP2:Timer2 Capture; PWM0:Timer0 PWM Output; ADC2:ADC Input Channel 2; SPI0DI(1):SPI1 Data In(1); TMR0:Timer0 Clock Input; TMR2:Timer2 Clock Input; PWM2:Timer2 PWM Output; ADC1:ADC Input Channel 1; SPI0DO(0):SPI0 Data Out(0); I2C SDA; PWMCH0H:Motor PWM Channel0(H); CAP1:Timer1 Capture; LVD:Low Voltage Detect: Long press reset; ADC0:ADC Input Channel 0; SPI0CLK:SPI0 Clk; I2C SCL; TMR1:Timer1 Clock Input; PWM1:Timer1 PWM Output; PWMCH0L:Motor PWM Channel0(L);					UART0TX:Uart0 Data Output;
CAP2:Timer2 Capture; PWM0:Timer0 PWM Output; ADC2:ADC Input Channel 2; SPI0DI(1):SPI1 Data In(1); TMR0:Timer0 Clock Input; TMR2:Timer2 Clock Input; PWM2:Timer2 PWM Output; ADC1:ADC Input Channel 1; SPI0DO(0):SPI0 Data Out(0); I2C SDA; PWMCH0H:Motor PWM Channel0(H); CAP1:Timer1 Capture; LVD:Low Voltage Detect; Long press reset; ADC0:ADC Input Channel 0; SPI0CLK:SPI0 Clk; I2C SCL; TMR1:Timer1 Clock Input; PWM1:Timer1 PWM Output; PWMCH0L:Motor PWM Channel0(L);	4	PA3	I/O	GPIO	PWMCH1L:Motor PWM Channel1(L);
PWM0:Timer0 PWM Output; ADC2:ADC Input Channel 2; SPI0DI(1):SPI1 Data In(1); TMR0:Timer0 Clock Input; TMR2:Timer2 Clock Input; PWM2:Timer2 PWM Output; ADC1:ADC Input Channel 1; SPI0DO(0):SPI0 Data Out(0); I2C SDA; PWMCH0H:Motor PWM Channel0(H); CAP1:Timer1 Capture; LVD:Low Voltage Detect; Long press reset; ADC0:ADC Input Channel 0; SPI0CLK:SPI0 Clk; I2C SCL; TMR1:Timer1 Clock Input; PWM1:Timer1 PWM Output; PWMCH0L:Motor PWM Channel0(L);					CAP0:Timer0 Capture;
ADC2:ADC Input Channel 2; SPI0DI(1):SPI1 Data In(1); TMR0:Timer0 Clock Input; TMR2:Timer2 Clock Input; PWM2:Timer2 PWM Output; ADC1:ADC Input Channel 1; SPI0DO(0):SPI0 Data Out(0); I2C SDA; PWMCH0H:Motor PWM Channel0(H); CAP1:Timer1 Capture; LVD:Low Voltage Detect; Long press reset; ADC0:ADC Input Channel 0; SPI0CLK:SPI0 Clk; I2C SCL; TMR1:Timer1 Clock Input; PWMCH0L:Motor PWM Channel0(L);				1	CAP2:Timer2 Capture;
SPI0DI(1):SPI1 Data In(1); TMR0:Timer0 Clock Input; TMR2:Timer2 PWM Output; ADC1:ADC Input Channel 1; SPI0DO(0):SPI0 Data Out(0); I2C SDA; PWMCH0H:Motor PWM Channel0(H); CAP1:Timer1 Capture; LVD:Low Voltage Detect: Long press reset; ADC0:ADC Input Channel 0; SPI0CLK:SPI0 Clk; I2C SCL; TMR1:Timer1 Clock Input; PWM1:Timer1 PWM Output; PWMCH0H:Motor PWM Channel0(L);					PWM0:Timer0 PWM Output;
5 PA2 I/O GPIO TMR0:Timer0 Clock Input; TMR2:Timer2 PWM Output; ADC1:ADC Input Channel 1; SPI0DO(0):SPI0 Data Out(0); I2C SDA; PWMCH0H:Motor PWM Channel0(H); CAP1:Timer1 Capture; LVD:Low Voltage Detect; Long press reset; ADC0:ADC Input Channel 0; SPI0CLK:SPI0 Clk; I2C SCL; TMR1:Timer1 Clock Input; PWMCH0L:Motor PWM Output; PWMCH0L:Motor PWM Channel0(L);					ADC2:ADC Input Channel 2;
TMR2:Timer2 Clock Input; PWM2:Timer2 PWM Output; ADC1:ADC Input Channel 1; SPI0DO(0):SPI0 Data Out(0); I2C SDA; PWMCH0H:Motor PWM Channel0(H); CAP1:Timer1 Capture; LVD:Low Voltage Detect; Long press reset; ADC0:ADC Input Channel 0; SPI0CLK:SPI0 Clk; I2C SCL; TMR1:Timer1 Clock Input; PWMCH0L:Motor PWM Channel0(L);					SPI0DI(1):SPI1 Data In(1);
PWM2:Timer2 PWM Output; ADC1:ADC Input Channel 1; SPI0DO(0):SPI0 Data Out(0); I2C SDA; PWMCH0H:Motor PWM Channel0(H); CAP1:Timer1 Capture; LVD:Low Voltage Detect; Long press reset; ADC0:ADC Input Channel 0; SPI0CLK:SPI0 Clk; I2C SCL; TMR1:Timer1 Clock Input; PWMCH0L:Motor PWM Channel0(L);	5	PA2	I/O	GPIO	TMR0:Timer0 Clock Input;
ADC1:ADC Input Channel 1; SPI0DO(0):SPI0 Data Out(0); I2C SDA; PWMCH0H:Motor PWM Channel0(H); CAP1:Timer1 Capture; LVD:Low Voltage Detect: Long press reset; ADC0:ADC Input Channel 0; SPI0CLK:SPI0 Clk; I2C SCL; TMR1:Timer1 Clock Input; PWM1:Timer1 PWM Output; PWMCH0L:Motor PWM Channel0(L);			1	187	TMR2:Timer2 Clock Input;
SPI0DO(0):SPI0 Data Out(0); I2C SDA; PWMCH0H:Motor PWM Channel0(H); CAP1:Timer1 Capture; LVD:Low Voltage Detect; Long press reset; ADC0:ADC Input Channel 0; SPI0CLK:SPI0 Clk; I2C SCL; TMR1:Timer1 Clock Input; PWMCH0L:Motor PWM Channel0(L);		,			PWM2:Timer2 PWM Output;
6 PA1 I/O GPIO I2C SDA; PWMCH0H:Motor PWM Channel0(H); CAP1:Timer1 Capture; LVD:Low Voltage Detect; Long press reset; ADC0:ADC Input Channel 0; SPI0CLK:SPI0 Clk; I2C SCL; TMR1:Timer1 Clock Input; PWM1:Timer1 PWM Output; PWMCH0L:Motor PWM Channel0(L);			the A		ADC1:ADC Input Channel 1;
PA1 PA1 PA1 PWMCH0H:Motor PWM Channel0(H); CAP1:Timer1 Capture; LVD:Low Voltage Detect; Long press reset; ADC0:ADC Input Channel 0; SPI0CLK:SPI0 Clk; I2C SCL; TMR1:Timer1 Clock Input; PWM1:Timer1 PWM Output; PWMCH0L:Motor PWM Channel0(L);			1		SPI0DO(0):SPI0 Data Out(0);
PWMCH0H:Motor PWM Channel0(H); CAP1:Timer1 Capture; LVD:Low Voltage Detect; Long press reset; ADC0:ADC Input Channel 0; SPI0CLK:SPI0 Clk; I2C SCL; TMR1:Timer1 Clock Input; PWM1:Timer1 PWM Output; PWMCH0L:Motor PWM Channel0(L);		D. 1	TIO	CDIO	I2C SDA;
TWD:Low Voltage Detect; Long press reset; ADC0:ADC Input Channel 0; SPI0CLK:SPI0 Clk; I2C SCL; TMR1:Timer1 Clock Input; PWM1:Timer1 PWM Output; PWMCH0L:Motor PWM Channel0(L);	6	PAI	1/0	GPIO	PWMCH0H:Motor PWM Channel0(H);
PA0 I/O GPIO (pull up) FWM1:Timer1 Clock Input; PWMCH0L:Motor PWM Channel0(L);					CAP1:Timer1 Capture;
7 PA0 I/O GPIO (pull up) GPIO (pull up) GPIO (pull up) GPIO (pull up) FWM1:Timer1 Clock Input; PWMCH0L:Motor PWM Channel0(L);					LVD:Low Voltage Detect;
7 PA0 I/O GPIO (pull up) GPIO (pull up) SPI0CLK:SPI0 Clk; I2C SCL; TMR1:Timer1 Clock Input; PWM1:Timer1 PWM Output; PWMCH0L:Motor PWM Channel0(L);					Long press reset;
7 PA0 I/O GPIO (pull up) I2C SCL; TMR1:Timer1 Clock Input; PWM1:Timer1 PWM Output; PWMCH0L:Motor PWM Channel0(L);					ADC0:ADC Input Channel 0;
7 PA0 I/O (pull up) I2C SCL; TMR1:Timer1 Clock Input; PWM1:Timer1 PWM Output; PWMCH0L:Motor PWM Channel0(L);				CDIO	SPI0CLK:SPI0 Clk;
TMR1:Timer1 Clock Input; PWM1:Timer1 PWM Output; PWMCH0L:Motor PWM Channel0(L);	7	PA0	I/O		I2C SCL;
PWMCH0L:Motor PWM Channel0(L);				(pun up)	TMR1:Timer1 Clock Input;
					PWM1:Timer1 PWM Output;
8 IOVDD PO Power supply for GPIO Built-in linear voltage regulator output;					PWMCH0L:Motor PWM Channel0(L);
	8	IOVDD	PO	Power supply for GPIO	Built-in linear voltage regulator output;



9	VBAT	PI		Power supply input;
10	VSS	G		System ground;
11	APAP	О		Class-D APA Positive Output;
12	APAN	О		Class-D APA Negative Output;
12	PB3	I/O	5V tolerant IO	
13	PB1	I/O	5V tolerant IO	Serial port code upgrade pin; APA DOP;
14	PB0	I/O	5V tolerant IO	_ /
15	PA12	I/O	GPIO	ADC12:ADC Input Channel 12; PWMFP1;
16	PA11	I/O	GPIO	ADC11:ADC Input Channel 11; PWMFP0;
17	PA10	I/O	GPIO	ADC10:ADC Input Channel 10;
18	PA9	I/O	GPIO (pull down)	ADC9:ADC Input Channel 9; Touch cap; CLK OUT2:Internal clock output2;
19	PA8	I/O	GPIO (pull down)	ADC8:ADC Input Channel 8; SPI1DI:SPI1 Data In; WKUP; CLK OUT1:Internal clock output1;
20	PA7	I/O	GPIO (pull down)	ADC7:ADC Input Channel 7; SPI1DO:SPI1 Data Out; UART1RX:Uart1 Data Input; EXTCLK:External clock source; CLKOUT0:Internal clock output0;

Pin Type	Description	Pin Type	Description
P	Power	I/O	Input or Output
PI	Power Input	Ι	Input
PO	Power Output	О	Output
AO	Analog Output	G	Ground



3 Electrical Characteristics

3.1 Absolute Maximum Ratings

Table 3-1

Symbol	Parameter	Min	Max	Unit
Topt	Operating temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	6	V
$V_{\rm IOVDD}$	Voltage applied at IOVDD	-0.3	3.6	V
$ m V_{GPIO}$	Voltage applied to GPIO	-0.3	IOVDD+0.3	V
$ m V_{HVIO}$	Voltage applied to High Voltage Resistant IO	-0.3	+5.5	V

Note: The chip can be damaged by any stress in excess of the absolute maximum ratings listed below

3.2 PMU Characteristics

Table 3-2

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
VBAT	Voltage Input	2.0	3.7	5.5	V	
IOVDD	Voltage output	2.0	3.0	3.4	V	VBAT = 4.2V, 10mA loading
10 ()	Loading current	4	<u> </u>	100	mA	IOVDD=3.3V@VBAT ≥ 3.6V
$V_{ m LVD}$	Voltage input	1.8	2.5	2.5	V	Low-Voltage Detection of IOVDD

3.3 IO Input/Output Electrical Logical Characteristics

Table 3-3

GPIO input ch	aracteristics					
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V_{IL}	Low-Level Input Voltage	-0.3	_	0.3* IOVDD	V	IOVDD = 3.0V
$V_{ m IH}$	High-Level Input Voltage	0.7* IOVDD	-	IOVDD+0.3	V	IOVDD = 3.0V
High Voltage F	Resistant IO inp <mark>ut c</mark> hara	ecteristics				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V _{IL}	Low-Level Input Voltage	-0.3	-	0.3* IOVDD	V	IOVDD = 3.0V
V_{IH}	High-Level Input Voltage	0.7* IOVDD	-	+5V	V	IOVDD = 3.0V
Resistant IO o	utput characteristics					
Symbol	Paramet	er	GPIO	Тур	Unit	Test Conditions
				HD=1:-7		
			PA0~PA12	HD=2:-22		
	0.1*IOVDD Driv	e current		HD=3:-27		IOVDD = 3.0V
$ m V_{OL}$		PB0,PB1 PB3	-7	mA		
0.1*HPVDD I APA IO total curren			APAN APAP	-400		VBAT=3.7V



	0.9*IOVDD Drive current	PA0~PA12	HD=1 :7 HD=2 : 24 HD=3 : 56		IOVDD = 3.0V
$ m V_{OH}$	0.5 TO VBB Blive current	PB0,PB1 PB3	7	mA	3.01
	0.9*HPVDD Drive current APA IO total current limit of 400mA	APAN APAP	400		VBAT=3.7V

3.4 Internal Resistor Characteristics

Table 3-4

Port	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
PA0~PA12,PB0,PB1,PB3	10K	200K	 PA0 default pull up PA6~PA9 default pull down Internal pull-up/pull-down resistance accuracy ±20%

3.5 Audio APA Characteristics

Table 3-5

Parameter	MODE	Min	Тур	Max	Unit	Test	Conditions
Frequency Response		20		20K	Hz	R _L =10K	,VBAT=3.7V
		10.M	1.57	/X	Vrms	$R_L=4\Omega$	
	Diff (N to P)		1.83	V	Vrms	$R_L=8\Omega$	f=1kHz/0dB
			2.22	_	Vrms	R _L =10K	VBAT=3.7V
Output Swing	Single-ended		1.11	_	Vrms	R _L =10K	
Output Swing		_	0.99	_	Vrms	$R_L=4\Omega$	
	Diff (N to P)	_	1.17	_	Vrms	$R_L=8\Omega$	f=1kHz/0dB
	1	_	1.44	_	Vrms	R _L =10K	VBAT=2.4V
	Single-ended	_	0.72	_	Vrms	R _L =10K	
			0.62	_	W	$R_L=4\Omega$	f=1kHz/0dB
Output power	Diff (N to P)		0.42	_	W	$R_L=8\Omega$	VBAT=3.7V
Output power			0.25	_	W	$R_L=4\Omega$	f=1kHz/0dB
		_	0.17	_	W	$R_L=8\Omega$	VBAT=2.4V
	The state of the s	_	-31	_	dB	$R_L=4\Omega$	f=1kHz/0dB
	Diff (N to P)	_	-35	_	dB	$R_L=8\Omega$	A-Weighted
		_	-75	_	dB	R _L =10K	VBAT=3.7V
THD+N	Single-ended	_	-70	_	dB	R _L =10K	VB/11 3.7 V
1112.11		_	-31	_	dB	$R_L=4\Omega$	f=1kHz/0dB
	Diff (N to P)	_	-36	_	dB	$R_L=8\Omega$	A-Weighted
		_	-73	_	dB	R _L =10K	VBAT=2.4V
	Single-ended	_	-70	_	dB	R _L =10K	, D/11 2. TV
		_	97	_	dB	$R_L=4\Omega$	f=1kHz/0dB
S/N	Diff (N to P)	_	97	_	dB	$R_L=8\Omega$	A-Weighted
		_	95	_	dB	R _L =10K	VBAT=3.7V



	Single-ended	-	75	_	dB	R _L =10K	
		_	94	_	dB	$R_L=4\Omega$	C-11-II-/0 ID
S/N	Diff (N to P)	_	94	_	dB	$R_L=8\Omega$	f=1kHz/0dB
		_	88	_	dB	R _L =10K	A-Weighted VBAT=2.4V
	Single-ended	_	72	_	dB	R _L =10K	VBA1=2.4 V
	Diff (N to P)	_	88	_	dB	$R_L=4\Omega$	C 11 II / CO 1D
		_	88	_	dB	$R_L=8\Omega$	f=1kHz/-60dB
		_	86	_	dB	R _L =10K	A-Weighted
D ' D	Single-ended	_	75	_	dB	R _L =10K	VBAT=3.7V
Dynamic Range	Diff (N to P)	_	87	_	dB	$R_L=4\Omega$	C 11 II / CO 1D
		_	87	_	dB	$R_L=8\Omega$	f=1kHz/-60dB
		_	85	_	dB	R _L =10K	A-Weighted
	Single-ended	_	74		dB	R _L =10K	VBAT=2.4V



4 Package Information

4.1 TSSOP20





Figure 4-1 AD174A Package



5 IC Marking Information



- ① LLLLLLLLL: Production Batch
- ② AD17Nx: Chip Model
- 3 Built-in flash size
 - 0: No Flash Memory
 - 2: 2Mbit Flash
 - 4: 4Mbit Flash
 - 8: 8Mbit Flash
 - 6: 16Mbit Flash
 - 3: 32Mbit Flash



6 Solder-Reflow Condition




Figure 6-1 Classification Reflow Profile

Classification Profiles

Table 6-1

	Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly	
	Temperature Min (T _{smin})	100 °C	150 ℃	
Preheat/	Temperature Max (T _{smax})	150 ℃	200 ℃	
Soak	Time (ts) from (T _{smin} to T _{sma} x)	60-120 seconds	60-180 seconds	
Average ra	amp-up rate (T _{smax} to T _p)	3 °C/second max	3 °C/second max	
Liquidous temperature (T _L)		183 ℃	217 ℃	
Time (t _L) 1	naintained above T _L	60-150 seconds	60-150 seconds	
Peak pack	age body temperature (T _p)	See Table 6-2.	See Table 6-3.	
Time within 5°C of actual Peak Temperature (tp)		10-30 seconds	20-40 seconds	
Ramp-down rate (T _p to T _L)		6 °C/second max.	6 °C/second max.	
Time 25 °C to peak temperature		6 minutes max.	8 minutes max.	

Note 1: All temperatures refer to topside of the package, measured on the package body surface.

Note 2: Time within 5° C of actual peak temperature (tp) specified for the reflow profiles is a "supplier" minimum and "user" maximum.

SnPb - Classification Temperature

Table 6-2

Package	Volume mm ³	Volume mm ³
Thickness	< 350	≥ 350
<2.5 mm	240 +0/-5 °C	225 +0/-5 °C
≥ 2.5 mm	225 +0/-5 °C	225 +0/-5 °C



Pb-free - Classification Temperature Table 6-3

Package	Volume mm ³	Volume mm ³	Volume mm ³
Thickness	< 350	350 - 2000	> 2000
< 1.6mm	260 ℃	260 ℃	260 ℃
1.6 mm - 2.5mm	260 ℃	250 ℃	245 ℃
> 2.5mm	250 ℃	245 °C	245 ℃





7 Revision History

Date	Revision	Description
2023.07.13	V1.0	Initial Release.

