AD166A Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: 1.1

Date: 2023.03.22



AD166A Features

CPU

- 32bit DSP
- Maximum speed 160MHz
- Interrupts with 8 priority level

Memory

- OTP
- Optional built-in flash memory

Clocks

- On-chip 16 MHz clock
- On-chip 200KHz lower-temperature-drift clock
- 12 MHz crystal oscillator
- 32.768 KHz crystal oscillator

DSP Audio Processing

- Support MP2, MP3, WMA, WAV decoding
- Multi-band DRC limiter
- Multi-band EQ configuration for voice Effects

Audio Codec

- Two channels 16-bit DAC, single-ended with SNR ≥ 93dB, differential with SNR ≥ 100dB
- One channel 24-bit ADC,SNR ≥ 88dB
- Audio DAC Sampling rates of 8KHz/11.025KHz/16KHz/22.05KHz/24KHz/32KHz/44.1KHz/48KHz/64KHz/88.2KHz/96KHz are supported
- Audio ADC Sampling rates of 8KHz/11.025KHz/16KHz/22.05KHz/24KHz/32KHz/44.1KHz/48KHz are supported
- Audio DAC support single-ended and differential cap-less mode
- Support analog audio input
- Support for driving 16 or 32 ohm speaker

Peripherals

- One full speed USB OTG controller
- One SD host controller for MMC/SD
- Three multi-function 32-bit timers, support capture and PWM mode
- UART0 controller
- The UART1 supports DMA and flow control
- One IIC Master controller
- Two SPI Master / Slaver controller with DMA
- One QDEC interface
- 15-channel 10-bit general purpose ADC
- 4-channel Advance PWM controller
- LCD controller
- 25 Individually programmable and multiplexed GPIO pins
- Digital peripheral crossbar
- Up to 12 external interrupt / wake-up source (low power available, can be multiplexed to any I/O)

PMU

- Built-in lithium battery charging manager,up to 120mA charging current
- RTC Alarm Wakeup
- Less than 2uA soft off current
- VPWR range : 4.5V to 6.0V
- VBAT range : 2.2V to 5.0V
- IOVDD range: 2.1V to 3.6V

Packages

QFN32(4mm*4mm)

Temperature

- Operating temperature: -40° C to $+85^{\circ}$ C
- Storage temperature: -65° C to $+150^{\circ}$ C

Applications

- Audio player
- Microcontrollers



1 Block Diagram




Figure 1-1 AD166A Block Diagram



2 Pin Definition

2.1 Pin Assignment




Figure 2-1 AD166A Package Diagram



2.2 Pin Description

Table 2-1 AD166A Pin Description

PIN	Name			_			
NO.	A0 A2/A4	Type	Function	Other Function			
1	DACL	AO		Left channel audio output;			
	DACR	AO		Right channel audio output;			
2	DC5	T/O	CNIC	AINR:Right channel analog audio input;			
	PC5	I/O	GPIO	LCD COM0(A);			
				AINL:Left channel analog audio input;			
				SFCCS(B):SFC Chip Select(B);			
3	PC4	I/O	GPIO	SPI0CS(B):SPI0 Chip Select(B);			
				TMR2:Timer2 Clock Input;			
				LCD COM1(A);			
				SFCDI(B):SFC Data In(B);			
				SPI0DI(B):SPI0 Data In(B);			
4	PC3	I/O	GPIO	SDPG:SD card Power Gate;			
				ADC13:ADC Input Channel 13;			
				LCD COM2(A);			
5	PC2	I/O	GPIO	SDCLK(D):SD Clock(D);			
J	1 02	1.0	GHO	LCD COM3(A);			
				SFCCLK(B):SFC Clk(B);			
				SPI0CLK(B):SPI0 Clk(B);			
6	PC1	I/O	GPIO	SDCMD(D):SD CMD(D);			
U	101		GHO	UART0RXB:Uart0 Data Input(B);			
		and the same		ADC12:ADC Input Channel 12;			
	The state of the s	1 1	> '	LCD COM4(A);			
		1/4 1		SFCDO(B):SFC Data Out(B);			
		1		SPI0DO(B):SPI0 Data Out(B);			
		A P		SDDAT(D):SD Data(D);			
7	PC0	I/O	GPIO	UART0TXB:Uart0 Data Output(B);			
′	100	1,0	0.10	PWM2:Timer2 PWM Output;			
				ADC11:ADC Input Channel 11;			
				LCD SEG26;			
				LCD COM5(A);			
8	IOVDD	PO	Power supply for GPIO	Built-in linear voltage regulator output;			
9	VBAT	P		Battery interface;			
				Charge Power Input;			
10	VPWR	PI	GPIO	UART1TXA:Uart1 Data Output(A);			
10	(PP0)	(I/O)	GHO	UART1RXA:Uart1 Data Input(A);			
				CAP1:Timer1 Capture;			



				Ι			
	PB9				ROSCI_32K:32.768KHz crystal oscillator input;		
11			I/O	GPIO	CLKOUT2:Clock Out2;		
					LCD SEG25;		
				ROSCO_32K:32.768KHz crystal oscillator output;			
				Q-decoder_1;			
12	DI	. 00	I/O GPIO		IIC0_SDA(B):IIC0 SDA(B);		
1.2	PB8		1/0	Grio	ADC10:ADC Input Channel 10;		
					CLKOUT1:Clock Out1;		
					LCD SEG24;		
					Q-decoder_0;		
					IIC0_SCL(B):IIC0 SCL(B);		
13	PE	37	I/O	GPIO	ADC9:ADC Input Channel 9;		
					CLKOUT0:Clock Out0;		
					LCD SEG23;		
					OSC12MO:12MHz crystal oscillator output;		
14	PE	36	I/O	GPIO	ADC8:ADC Input Channel 8;		
	PB6 I/O GPIO		. 4	LCD SEG22;			
					OSC12MI:12MHz crystal oscillator input;		
15	PB5		I/O	GPIO	LCD SEG21;		
					ADC6:ADC Input Channel 6;		
16	PB2		I/O	GPIO	LCD SEG18;		
					ADC5:ADC Input Channel 5;		
17	PB0		I/O	GPIO	LCD SEG16;		
		UDBDM		HGDAL	SPI1DO(A):SPI1 Data Out(A);		
18	UDE			USB Negative Data	IIC0_SDA(A):IIC0 SDA(A);		
			19	(pull down)	UARTORXA:Uart0 Data Input(A);		
	-		1	3	ADC15:ADC Input Channel 15;		
					SPI1CLKA:SPI1 Clk(A);		
19	USE	3DP	I/O	USB Positive Data	IIC0_SCL(A):IIC0 SCL(A);		
		,	1 / 4	(pull down)	UART0TXA:Uart0 Data Output(A);		
					ADC14:ADC Input Channel 14;		
	PD1	NC	I/O	GPIO	SFCDO(A):SFC Data Out(A);		
20	121			5115	SPI0DO(A):SPI0 Data Out(A);		
20	PA	11	I/O	GPIO	SDCMD(C):SD CMD(C);		
	17.		1/0	OI IO	M_TMR1CK;		
	DDO	NC	I/O	GPIO	SFCCLK(A):SFC Clk(A);		
	PD0	INC	1/0	GLIO	SPI0CLK(A):SPI0 Clk(A);		
21	PA10				SDDAT(C):SD Data(C);		
			I/O	GPIO	ADC4:ADC Input Channel 4;		
					PWMCH1L:Motor PWM Channel1(L);		
					SFCCS(A):SFC Chip Select(A);		
22	PD3	NC	I/O	GPIO	SPIOCS(A):SPIO Chip Select(A);		
	PA	1 <u> </u>	I/O	GPIO	PWMCH1H:Motor PWM Channel1(H);		
			I	I	1		



			GPIO	Long press reset;		
23	PA8	I/O		ADC3:ADC Input Channel 3;		
			(pull up)	LCD SEG8;		
24	PA7	I/O	GPIO	LCD SEG7;		
24	rA/	1/0	GPIO	LCD COM0(B);		
				ADC2:ADC Input Channel 2;		
25	PA6	I/O	GPIO	LCD SEG6;		
				LCD COM1(B);		
				PPM_DAT0:Power protocol master control 0;		
26	PA5	I/O	GPIO	FPIN0;		
20	PAJ	1/0	GPIO	LCD SEG5;		
				LCD COM2(B);		
				M_TMR0CK;		
				ADC1:ADC Input Channel 1;		
27	PA4	I/O	GPIO	CAP0:Timer0 Capture;		
				LCD SEG4;		
			4	LCD COM3(B);		
				PPM_DAT1:Power protocol master control 1;		
				UART1_RTS:Uart1 request to send;		
28	PA3	I/O	GPIO	PWMCH0L:Motor PWM Channel0(L);		
				LCD SEG3;		
				LCD COM4(B);		
				MICIN1:MIC1 Input Channe;		
		A		UART1_CTS:Uart1 clear to send;		
29	PA2	I/O	GPIO	PWMCH0H:Motor PWM Channel0(H);		
				LCD SEG2;		
				LCD COM5(B);		
		The state of	_	MICLDO:Microphone linear voltage regulator output;		
		4/		ADC0:ADC Input Channel 0;		
30	PA0	I/O	GPIO	UART1TXB:Uart1 Data Output(B);		
			100	PWM0:Timer0 PWM Output;		
	_			LCD SEG0;		
		The state of the s		MICIN0:MIC0 Input Channe;		
31	PA1	I/O	GPIO	UART1RXB:Uart1 Data Input(B);		
31	rAl	1/0	Urio	TMR0:Timer0 Clock Input;		
				LCD SEG1;		
32	AVSS	G		Audio ground;		

Pin Type	Description	Pin Type	Description
P	Power	I/O	Input or Output
PI	Power Input	Ι	Input
PO	Power Output	О	Output
AO	Analog Output	G	Ground



3 Electrical Characteristics

3.1 Absolute Maximum Ratings

Table 3-1

Symbol	Parameter	Min	Max	Unit
Topt	Operating temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	5.0	V
VPWR	Charger Voltage	-0.3	6.0	V
$V_{\rm IOVDD}$	Voltage applied at IOVDD	-0.3	3.6	V
$ m V_{GPIO}$	Voltage applied to GPIO	-0.3	IOVDD+0.3	V

Note: The chip can be damaged by any stress in excess of the absolute maximum ratings listed below

3.2 PMU Characteristics

Table 3-2

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
VBAT	Voltage Input	2.2	3.7	5.0	V	"
VPWR	Charger supply Voltage	4.5	5.0	6.0	V	-
IOVDD	Voltage output	2.1	3.0	3.6	V	VBAT = 4.2V, 10mA loading
10 V DD	Loading current			100	mA	IOVDD=3.3V@VBAT = 3.6V
$V_{ m LVD}$	Voltage input	2.1	2.8	2.8	V	Low-Voltage Detection of IOVDD

3.3 Battery Charge

Table 3-3

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V_{PWR}	Charge Input Voltage Range	4.5	5	6.0	V	_
V	Battery Charge Termination Voltage	4.15	4.2	4.25	V	VPWR>4.5V
V _{BAT} Float	Battery Charge Termination Voltage	4.30	4.35	4.40	V	VPWR>4.65V
I_{BAT}	Fast Charge Current	20	_	120	mA	VBAT=4.0V@VPWR=5.0V
I _{END}	Charge Termination Current Threshold	2	-	12	mA	CHG_IIFULL_S==0,1
V_{Trikl}	Trickle Charge Voltage	_	3.0	_	V	VPWR>4.5V
I_{Trikl}	Trickle Charge Current	2	_	12	mA	$V_{BAT} < V_{Trikl}$



3.4 IO Input/Output Electrical Logical Characteristics

Table 3-4

GPIO input char	GPIO input characteristics										
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions					
$V_{\rm IL}$	Low-Level Input Voltage	-0.3	-	0.3* IOVDD	V	IOVDD = 3.0V					
V_{IH}	High-Level Input Voltage	0.7* IOVDD	-	IOVDD+0.3	V	IOVDD = 3.0V					
GPIO output cha	racteristics										
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions					
V _{OL}	Low-Level Output Voltage	_	-	0.1* IOVDD	V	IOVDD = 3.0V					
$ m V_{OH}$	High-Level Output Voltage	0.9* IOVDD	_	_	V	IOVDD = 3.0V					

3.5 Internal Resistor Characteristics

Table 3-5

Port	Drive Current	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
PA0~PA2,PA4 PA6~PA11 PB0,PB2 PB5~PB9 PC0~PC5 PD0,PD1,PD3 PA3,PA5	2mA(HD1,HD0==0,0) 5.6mA(HD1,HD0==0,1) 18mA(HD1,HD0==1,0) 30mA(HD1,HD0==1,1)	10K PU 10K PU1 0.2K	10K 10K	1. PA8 default pull up 2. USBDM,USBDP default pull down 3. Internal pull-up/pull-down resistance accuracy ±20%
PP0(VPWR)	1.4mA	10K	10K	
USBDP	27mA	1.5K	15K	
USBDM	Z/IIIA	180K	15K	



3.6 Audio DAC Characteristics

Table 3-6

Parameter	MODE	Min	Тур	Max	Unit	Test Conditions
Frequency Response		20	_	20K	Hz	
	Diff (R to L)	_	1.5	_	Vrms	
Output Swing	Single-ended	_	750	_	mVrms	1KHz/0dB
THE	Diff (R to L)	_	-80	_	dB	10k ohm loading With A-Weighted Filter
THD+N	Single-ended	_	-80	_	dB	IOVDD>2.7V
G D I	Diff (R to L)	_	100	_ <	dB	
S/N	Single-ended	_	93	4	dB	
	Diff (R to L)	_	100		dB	1KHz/-60dB
Dynamic Range	Single-ended	-	93		dB	10k ohm loading With A-Weighted Filter IOVDD>2.7V
M · El	Diff (R to L)	_	13	_	uVrms	With A-Weighted Filter
Noise Floor	Single-ended	_	18		uVrms	IOVDD>2.7V
Crosstalk	Single-ended	X	-93	C	dB	10KHz/0dB 10k ohm loading IOVDD>2.7V

3.7 Audio ADC Characteristics

Table 3-7

Parameter	MODE	Min	Тур	Max	Unit	Test Conditions
						Fsample=44.1KHz,Gain=4dB
			9.0	_	dB	Fin=1KHz@1Vpp
		-	88			NO A-wt 20Hz-20KHz
	Differential					IOVDD>2.7V
	Differential -	-		_	dB	Fsample=44.1KHz,Gain=20dB
Damania Damaa			83			Fin=1KHz @160mVpp
Dynamic Range						NO A-wt 20Hz-20KHz
						IOVDD>2.7V
		-				Fsample=44.1KHz,Gain=-2dB
			0.5		15	Fin=1KHz @1Vpp
			85	_	dB	NO A-wt 20Hz-20KHz
						IOVDD>2.7V



						F 1 441WH C : 1445
	Single-ended					Fsample=44.1KHz,Gain=14dB
Dynamic Range		_	72	_	dB	Fin=1KHz @160mVpp
						NO A-wt 20Hz-20KHz
						IOVDD>2.7V
						Fsample=44.1KHz,Gain=4dB
			88	_	dB	Fin=1KHz @1Vpp
		_			u.D	NO A-wt 20Hz-20KHz
	Differential					IOVDD>2.7V
	Difficiential					Fsample=44.1KHz,Gain=20dB
			90		-dr	Fin=1KHz @160mVpp
		_	80	_	dB	NO A-wt 20Hz-20KHz
G D I						IOVDD>2.7V
S/N						Fsample=44.1KHz,Gain=-2dB
			0.5	4	110	Fin=1KHz@1Vpp
		_	85		dB	NO A-wt 20Hz-20KHz
	Single-ended			F 55555		IOVDD>2.7V
		-	. 4			Fsample=44.1KHz,Gain=14dB
			72		10	Fin=1KHz @160mVpp
					dB	NO A-wt 20Hz-20KHz
						IOVDD>2.7V
		-80	2			Fsample=44.1KHz,Gain=4dB
						Fin=1KHz @1Vpp
			-80	-	dB	NO A-wt 20Hz-20KHz
						IOVDD>2.7V
	Differential					Fsample=44.1KHz,Gain=20dB
						Fin=1KHz @160mVpp
	111	_	-78	_	dB	NO A-wt 20Hz-20KHz
	1					IOVDD>2.7V
THD+N						Fsample=44.1KHz,Gain=-2dB
						Fin=1KHz @1Vpp
			-78	_	dB	NO A-wt 20Hz-20KHz
	Single-ended	7				IOVDD>2.7V
		7				Fsample=44.1KHz,Gain=14dB
		70	-70	-	dB	Fin=1KHz @160mVpp
						NO A-wt 20Hz-20KHz
						IOVDD>2.7V



4 Package Information

4.1 QFN32_4×4mm





Figure 4-1 AD166A Package



5 IC Marking Information



- ① LLLLLLLLL: Production Batch
- ② AD16Nx: Chip Model
- 3 Built-in flash size
 - 0: No Flash Memory
 - 2: 2Mbit Flash
 - 4: 4Mbit Flash
 - 8: 8Mbit Flash
 - 6: 16Mbit Flash
 - 3: 32Mbit Flash



6 Solder-Reflow Condition




Figure 6-1 Classification Reflow Profile

Classification Profiles

Table 6-1

	Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
	Temperature Min (T _{smin})	100 °C	150 °C
Preheat/	Temperature Max (T _{smax})	150 °C	200 ℃
Soak	Time (ts) from (T _{smin} to T _{sma} x)	60-120 seconds	60-180 seconds
Average ramp-up rate (T _{smax} to T _p)		3 °C/second max	3 °C/second max
Liquidous temperature (T _L)		183 °C	217 ℃
Time (t _L) maintained above T _L		60-150 seconds	60-150 seconds
Peak package body temperature (Tp)		See Table 6-2.	See Table 6-3.
Time within 5°C of actual Peak Temperature (tp)		10-30 seconds	20-40 seconds
Ramp-down rate (T _p to T _L)		6 °C/second max.	6 °C/second max.
Time 25 °C to peak temperature		6 minutes max.	8 minutes max.

Note 1: All temperatures refer to topside of the package, measured on the package body surface.

Note 2: Time within 5℃ of actual peak temperature (tp) specified for the reflow profiles is a "supplier" minimum and "user" maximum.

SnPb - Classification Temperature

Table 6-2

Package	Volume mm ³	Volume mm ³	
Thickness	< 350	≥ 350	
<2.5 mm	240 +0/-5 ℃	225 +0/-5 °C	
≥ 2.5 mm	225 +0/-5 °C	225 +0/-5 °C	



Pb-free - Classification Temperature

Table 6-3

Package Thickness	Volume mm ³ < 350	Volume mm ³ 350 - 2000	Volume mm ³ > 2000
< 1.6mm	260 ℃	260 ℃	260 °C
1.6 mm - 2.5mm	260 ℃	250 ℃	245 °C
> 2.5mm	250 ℃	245 ℃	245 °C





7 Revision History

Date	Revision	Description
2023.02.08	V1.0	Initial Release.
2023.03.22	V1.1	Features modification

