AD168A Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: 1.0

Date: 2023.03.02



AD168A Features

CPU

- 32bit DSP
- Maximum speed 160MHz
- Interrupts with 8 priority level

Memory

- OTP
- Optional built-in flash memory

Clocks

On-chip 200KHz lower-temperature-drift clock

DSP Audio Processing

- Support MP2, MP3, WMA, WAV decoding.
- Multi-band DRC limiter
- Multi-band EQ configuration for voice Effects

Audio Codec

- One channels 16-bit DAC, with SNR \geq 93dB
- One channel 24-bit ADC, SNR \geq 85dB
- Audio DAC Sampling rates of 8KHz/11.025KHz/16KHz/22.05KHz/24KHz/32KHz/44.1KHz/48KHz/64KHz/88.2KHz/96KHz are supported
- Audio ADC Sampling rates of 8KHz/11.025KHz/16KHz/22.05KHz/24KHz/32KHz/44.1KHz/48KHz are supported
- Audio DAC support single-ended mode
- Support analog audio input
- Support for driving 16 or 32 ohm speaker

Peripherals

- One full speed USB OTG controller
- One SD host controller for MMC/SD
- Three multi-function 32-bit timers, support capture and PWM mode
- UART0 controller
- The UART1 supports DMA and flow control
- One IIC Master controller
- One SPI Master / Slaver controller with DMA
- One QDEC interface
- 4-channel 10-bit general purpose ADC
- 4-channel Advance PWM controller
- 5 Individually programmable and multiplexed GPIO pins
- Digital peripheral crossbar
- Up to 5 external interrupt / wake-up source (low power available, can be multiplexed to any I/O)

PMU

- Less than 2uA soft off current
- **VBAT** range : 2.2V to 5.0V
- IOVDD range : 2.1V to 3.6V

Packages

SOP8

Temperature

- Operating temperature: -40° C to $+85^{\circ}$ C
- Storage temperature: -65° C to $+150^{\circ}$ C

Applications

- Audio player
- Microcontrollers



1 Block Diagram




Figure 1-1 AD168A Block Diagram



2 Pin Definition

2.1 Pin Assignment




Figure 2-1 AD168A Package Diagram





2.2 Pin Description

Table 2-1 AD168A Pin Description

PIN Name Type Function Other Function					
2		Name	Туре	Function	Other Function
PB2	1	IOVDD	PO	Power supply for GPIO	Built-in linear voltage regulator output;
PB2	2	VBAT	P		Battery interface;
ABC6:ADC Input Channel 6; SPIIDO(B):SPII Data Out(B); CAP2:Timer2 Capture; SPIIDO(A):SPII Data Out(A); IICO SDA(A): IICO SDA(DD2	1/0	CNIO	SPI1CLK(B):SPI1 Clk(B);
PB3		PB2	1/0	GPIO	ADC6:ADC Input Channel 6;
A		DD2	I/O	GDIO	SPI1DO(B):SPI1 Data Out(B);
UDBDM	3	rbs	1/0	drio	CAP2:Timer2 Capture;
DDBDM I/O (pull down) UARTORXA:Uart0 Data Input(A);	3				SPI1DO(A):SPI1 Data Out(A);
PB0		LIDRDM	I/O	USB Negative Data	IIC0_SDA(A):IIC0 SDA(A);
PB0		CDBDW	1/0	(pull down)	UART0RXA:Uart0 Data Input(A);
PB1					ADC15:ADC Input Channel 15;
SPI1CLK(A):SPI1 Clk(A); USBDP I/O USB Positive Data (pull down) UARTOTXA:Uart0 Data Output(A); ADC14:ADC Input Channel 14; MICINO:MICO Input Channe; UART1RXB:Uart1 Data Input(B); TMR0:Timer0 Clock Input; MICLDO:Microphone linear voltage regulator output; ADC0:ADC Input Channel 0; UART1TXB:Uart1 Data Output(B); PWM0:Timer0 PWM Output; VSS G System ground; DACL AO Left channel audio output; AINL:Left channel analog audio input; TMR2:Timer2 Clock Input; SDPG:SD card Power Gate;		PB0	I/O	GPIO	ADC5:ADC Input Channel 5;
USBDP I/O USB Positive Data (pull down) UARTOTXA:Uart0 Data Output(A); ADC14:ADC Input Channel 14; MICINO:MICO Input Channe; UART1RXB:Uart1 Data Input(B); TMR0:Timer0 Clock Input; MICLDO:Microphone linear voltage regulator output; ADC0:ADC Input Channel 0; UART1TXB:Uart1 Data Output(B); PWM0:Timer0 PWM Output; VSS G System ground; DACL AO Left channel audio output; AINL:Left channel analog audio input; TMR2:Timer2 Clock Input; SDPG:SD card Power Gate;		PB1	I/O	GPIO	SPI1DI(A):SPI1 Data In(A);
USBDP I/O USB Positive Data (pull down) IICO_SCL(A):IICO SCL(A); UARTOTXA:Uart0 Data Output(A); ADC14:ADC Input Channel 14; MICINO:MICO Input Channe; UART1RXB:Uart1 Data Input(B); TMR0:Timer0 Clock Input; MICLDO:Microphone linear voltage regulator output; ADC0:ADC Input Channel 0; UART1TXB:Uart1 Data Output(B); PWM0:Timer0 PWM Output; System ground; DACL AO IO GPIO GPIO AINL:Left channel analog audio input; TMR2:Timer2 Clock Input; SDPG:SD card Power Gate;	4		I/O		SPI1CLK(A):SPI1 Clk(A);
PA0 I/O GPIO GPIO UARTOTXA:Uart0 Data Output(A); ADC14:ADC Input Channel 14; MICIN0:MIC0 Input Channe; UART1RXB:Uart1 Data Input(B); TMR0:Timer0 Clock Input; ADC0:ADC Input Channel 0; UART1TXB:Uart1 Data Output(B); PWM0:Timer0 PWM Output; System ground; Left channel audio output; AINL:Left channel analog audio input; TMR2:Timer2 Clock Input; SDPG:SD card Power Gate;		HCDDD		USB Positive Data	IIC0_SCL(A):IIC0 SCL(A);
MICINO:MICO Input Channe; UART1RXB:Uart1 Data Input(B); TMR0:Timer0 Clock Input; MICLDO:Microphone linear voltage regulator output; ADC0:ADC Input Channel 0; UART1TXB:Uart1 Data Output(B); PWM0:Timer0 PWM Output; VSS G System ground; DACL AO Left channel audio output; AINL:Left channel analog audio input; TMR2:Timer2 Clock Input; SDPG:SD card Power Gate;		USBDP		(pull down)	UART0TXA:Uart0 Data Output(A);
PA1 I/O GPIO UART1RXB:Uart1 Data Input(B); TMR0:Timer0 Clock Input; MICLDO:Microphone linear voltage regulator output; ADC0:ADC Input Channel 0; UART1TXB:Uart1 Data Output(B); PWM0:Timer0 PWM Output; VSS G System ground; DACL AO Left channel audio output; PC4 I/O GPIO AINL:Left channel analog audio input; TMR2:Timer2 Clock Input; SDPG:SD card Power Gate;					ADC14:ADC Input Channel 14;
TMR0:Timer0 Clock Input; MICLDO:Microphone linear voltage regulator output; ADC0:ADC Input Channel 0; UART1TXB:Uart1 Data Output(B); PWM0:Timer0 PWM Output; VSS G System ground; DACL AO Left channel audio output; PC4 I/O GPIO AINL:Left channel analog audio input; TMR2:Timer2 Clock Input; SDPG:SD card Power Gate;					MICIN0:MIC0 Input Channe;
MICLDO:Microphone linear voltage regulator output; ADC0:ADC Input Channel 0; UART1TXB:Uart1 Data Output(B); PWM0:Timer0 PWM Output; VSS G System ground; DACL AO Left channel audio output; PC4 I/O GPIO AINL:Left channel analog audio input; TMR2:Timer2 Clock Input; SDPG:SD card Power Gate;	5	PA1	I/O	GPIO	UART1RXB:Uart1 Data Input(B);
ADC0:ADC Input Channel 0; UART1TXB:Uart1 Data Output(B); PWM0:Timer0 PWM Output; VSS G System ground; DACL AO Left channel audio output; PC4 I/O GPIO AINL:Left channel analog audio input; TMR2:Timer2 Clock Input; SDPG:SD card Power Gate;			- 4		TMR0:Timer0 Clock Input;
6 PA0 I/O GPIO UART1TXB:Uart1 Data Output(B); PWM0:Timer0 PWM Output; 7 VSS G System ground; DACL AO Left channel audio output; PC4 I/O GPIO AINL:Left channel analog audio input; TMR2:Timer2 Clock Input; PC3 I/O GPIO SDPG:SD card Power Gate;			A STATE OF		MICLDO:Microphone linear voltage regulator output;
UART1TXB:Uart1 Data Output(B); PWM0:Timer0 PWM Output; VSS G System ground; DACL AO Left channel audio output; PC4 I/O GPIO AINL:Left channel analog audio input; TMR2:Timer2 Clock Input; PC3 I/O GPIO SDPG:SD card Power Gate;	6	PAO	I/O	GPIO	ADC0:ADC Input Channel 0;
7 VSS G System ground; DACL AO Left channel audio output; PC4 I/O GPIO AINL:Left channel analog audio input; TMR2:Timer2 Clock Input; SDPG:SD card Power Gate;		IAO	1/0	di io	UART1TXB:Uart1 Data Output(B);
B DACL AO Left channel audio output; PC4 I/O GPIO AINL:Left channel analog audio input; TMR2:Timer2 Clock Input; SDPG:SD card Power Gate;			A Residence		PWM0:Timer0 PWM Output;
8 PC4 I/O GPIO AINL:Left channel analog audio input; TMR2:Timer2 Clock Input; SDPG:SD card Power Gate;	7	VSS	G		System ground;
8 PC4 I/O GPIO TMR2:Timer2 Clock Input; PC3 I/O GPIO SDPG:SD card Power Gate;		DACL	AO		Left channel audio output;
8 TMR2:Timer2 Clock Input; PC3 I/O GPIO SDPG:SD card Power Gate;		DC4	I/O	GRIO	AINL:Left channel analog audio input;
PC3 I/O I GPIO	8	PC4	1/0	Griu	TMR2:Timer2 Clock Input;
ADC13-ADC Input Channel 13-		DC2	I/O	GDIO	SDPG:SD card Power Gate;
ADC13.ADC input Chainfel 13,		103	1/0	GHO	ADC13:ADC Input Channel 13;

Pin Type	Description	Pin Type	Description
P	Power	I/O	Input or Output
PI	Power Input	I	Input
PO	Power Output	О	Output
AO	Analog Output	G	Ground



3 Electrical Characteristics

3.1 Absolute Maximum Ratings

Table 3-1

Symbol	Parameter	Min	Max	Unit
Topt	Operating temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	5.0	V
$V_{\rm IOVDD}$	Voltage applied at IOVDD	-0.3	3.6	V
$ m V_{GPIO}$	Voltage applied to GPIO	-0.3	IOVDD+0.3	V

Note: The chip can be damaged by any stress in excess of the absolute maximum ratings listed below

3.2 PMU Characteristics

Table 3-2

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
VBAT	Voltage Input	2.2	3.7	5.0	V	_
IOVDD	Voltage output	2.1	3.0	3.6	V	VBAT = 4.2V, 10mA loading
10,000	Loading current	-	_	100	mA	IOVDD=3.3V@VBAT = 3.6V
$V_{ m LVD}$	Voltage input	2.1	2.8	2.8	V	Low-Voltage Detection of IOVDD

3.3 IO Input/Output Electrical Logical Characteristics

Table 3-3

GPIO input characteristics							
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
V_{IL}	Low-Level Input Voltage	-0.3	ı	0.3* IOVDD	V	IOVDD = 3.0V	
$ m V_{IH}$	High-Level Input Voltage	0.7* IOVDD	-	IOVDD+0.3	V	IOVDD = 3.0V	
GPIO output cha	racteristics						
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
$ m V_{OL}$	Low-Level Output Voltage	_	ı	0.1* IOVDD	V	IOVDD = 3.0V	
$ m V_{OH}$	High-Level Output Voltage	0.9* IOVDD	_	_	V	IOVDD = 3.0V	



3.4 Internal Resistor Characteristics

Table 3-4

Port	Drive Current	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
PA0,PA1 PB0~PB3 PC3,PC4	2mA(HD1,HD0==0,0) 5.6mA(HD1,HD0==0,1) 18mA(HD1,HD0==1,0) 30mA(HD1,HD0==1,1)	10K	10K	USBDM,USBDP default pull down Internal pull-up/pull-down
USBDP	27mA	1.5K	15K	resistance accuracy ±20%
USBDM	Z/MA	180K	15K	

3.5 Audio DAC Characteristics

Table 3-5

Parameter	MODE	Min	Тур	Max	Unit	Test Conditions
Frequency Response		20	- /	20K	Hz	0.
Output Swing		_	750	_	mVrms	1KHz/0dB
THD+N		_	-80	_	dB	10k ohm loading
S/N		_	93	_	dB	With A-Weighted Filter
Dynamic Range	Single anded	-	93		dB	IOVDD>2.7V
Noise Floor	Single-ended		18	5	uVrms	
	_					10KHz/0dB
Crosstalk			-93		dB	10k ohm loading
						IOVDD>2.7V



3.6 Audio ADC Characteristics


Table 3-6

Parameter	MODE	Min	Тур	Max	Unit	Test Conditions
						Fsample=44.1KHz,Gain=-2dB
			85		dB	Fin=1KHz @1Vpp
		_	83	_	ав	NO A-wt 20Hz-20KHz
Dynamic Range						IOVDD>2.7V
Dynamic Range						Fsample=44.1KHz,Gain=14dB
			72		dB	Fin=1KHz @160mVpp
		_	12	_	ub	NO A-wt 20Hz-20KHz
						IOVDD>2.7V
						Fsample=44.1KHz,Gain=-2dB
	Single-ended	ingle-ended	85		dB	Fin=1KHz @1Vpp
					ub	NO A-wt 20Hz-20KHz
S/N					1	IOVDD>2.7V
3/11			72		dB	Fsample=44.1KHz,Gain=14dB
						Fin=1KHz @160mVpp
						NO A-wt 20Hz-20KHz
						IOVDD>2.7V
						Fsample=44.1KHz,Gain=-2dB
			-78		dB	Fin=1KHz @1Vpp
			170	7	uD	NO A-wt 20Hz-20KHz
THD+N						IOVDD>2.7V
11112						Fsample=44.1KHz,Gain=14dB
			70		dB	Fin=1KHz @160mVpp
		_	-70	_	aB	NO A-wt 20Hz-20KHz
			ASP			IOVDD>2.7V



4 Package Information

4.1 SOP8




Symbol	Dimension I	n Millimeters	Dimension In Inches		
Зушьог	Min	Max	Min	Max	
Α	1.350	1.750	0.053	0.069	
A1	0.100	0.250	0.004	0.010	
A2	1.350	1.550	0.053	0.061	
b	0.330	0.510	0.013	0.020	
С	0.170	0.250	0.007	0.010	
D	4.700	5.100	0.185	0.201	
E	3.800	4.000	0.150	0.157	
E1	5.800	6.200	0.228	0.244	
е	1.27	TYP	0.05	0TYP	
L	0.400	1.270	0.016	0.050	
θ	θ 00		00	8 ⁰	

Figure 4-1 AD168A Package



5 IC Marking Information



- ① LLLLLLLLL: Production Batch
- ② AD16Nx: Chip Model
- 3 Built-in flash size
 - 0: No Flash Memory
 - 2: 2Mbit Flash
 - 4: 4Mbit Flash
 - 8: 8Mbit Flash
 - 6: 16Mbit Flash
 - 3: 32Mbit Flash



6 Solder-Reflow Condition




Figure 6-1 Classification Reflow Profile

Classification Profiles

Table 6-1

	Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
	Temperature Min (T _{smin})	100 °C	150 °C
Preheat/	Temperature Max (T _{smax})	150 °C	200 ℃
Soak	Time (ts) from (T _{smin} to T _{sma} x)	60-120 seconds	60-180 seconds
Average ra	amp-up rate $(T_{smax} \text{ to } T_p)$	3 °C/second max	3 °C/second max
Liquidous temperature (T _L)		183 °C	217 ℃
Time (t _L) 1	maintained above T _L	60-150 seconds	60-150 seconds
Peak pack	age body temperature (T _p)	See Table 6-2.	See Table 6-3.
Time within 5°C of actual Peak Temperature (tp)		10-30 seconds	20-40 seconds
Ramp-down rate (T _p to T _L)		6 °C/second max.	6 °C/second max.
Time 25	C to peak temperature	6 minutes max.	8 minutes max.

Note 1: All temperatures refer to topside of the package, measured on the package body surface.

Note 2: Time within 5° C of actual peak temperature (tp) specified for the reflow profiles is a "supplier" minimum and "user" maximum.

SnPb - Classification Temperature

Table 6-2

Package	Volume mm ³	Volume mm ³	
Thickness	< 350	≥ 350	
<2.5 mm	240 +0/-5 ℃	225 +0/-5 °C	
≥ 2.5 mm	225 +0/-5 °C	225 +0/-5 °C	



Pb-free - Classification Temperature Table 6-3

Package Thickness	Volume mm³ < 350	Volume mm ³ 350 - 2000	Volume mm ³ > 2000
< 1.6mm	260 ℃	260 ℃	260 ℃
1.6 mm - 2.5mm	260 ℃	250 ℃	245 ℃
> 2.5mm	250 °C	245 ℃	245 ℃





7 Revision History

Date	Revision	Description
2023.03.02	V1.0	Initial Release.

