AD161A Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: 1.2

Date: 2023.03.22



AD161A Features

CPU

- 32bit DSP
- Maximum speed 160MHz
- Interrupts with 8 priority level

Memory

- OTP
- Optional built-in flash memory

Clocks

- On-chip 16 MHz clock
- On-chip 200KHz lower-temperature-drift clock
- 12 MHz crystal oscillator
- 32.768 KHz crystal oscillator

DSP Audio Processing

- Support MP2, MP3, WMA, WAV decoding
- Multi-band DRC limiter
- Multi-band EQ configuration for voice Effects

Audio Codec

- Two channels 16-bit DAC, single-ended with SNR ≥ 97dB, differential with SNR ≥ 100dB
- One channel 24-bit ADC,SNR ≥ 88dB
- Audio DAC Sampling rates of 8KHz/11.025KHz/16KHz/22.05KHz/24KHz/32KHz/44.1KHz/48KHz/64KHz/88.2KHz/96KHz are supported
- Audio ADC Sampling rates of 8KHz/11.025KHz/16KHz/22.05KHz/24KHz/32KHz/44.1KHz/48KHz are supported
- Audio DAC support single-ended and differential cap-less mode
- Support analog audio input
- Support for driving 16 or 32 ohm speaker

Peripherals

- One full speed USB OTG controller
- One SD host controller for MMC/SD
- Three multi-function 32-bit timers, support capture and PWM mode
- UART0 controller
- The UART1 supports DMA and flow control
- One IIC Master controller
- Two SPI Master / Slaver controller with DMA
- One QDEC interface
- 16-channel 10-bit general purpose ADC
- 4-channel Advance PWM controller
- LCD controller
- A0:38 Individually programmable and multiplexed GPIO pins
 A2/4:33 Individually programmable and multiplexed GPIO pins
- Digital peripheral crossbar
- Up to 12 external interrupt / wake-up source (low power available,can be multiplexed to any I/O)

PMU

- Built-in lithium battery charging manager,up to 120mA charging current
- RTC Alarm Wakeup
- Less than 2uA soft off current
- VPWR range : 4.5V to 6.0V
- VBAT range : 2.2V to 5.0V
- IOVDD range: 2.1V to 3.6V

Packages

LQFP48(7mm*7mm)

Temperature

- Operating temperature: -40° C to $+85^{\circ}$ C
- Storage temperature: -65° C to $+150^{\circ}$ C

Applications

- Audio player
- Microcontrollers



1 Block Diagram




Figure 1-1 AD161A Block Diagram



2 Pin Definition

2.1 Pin Assignment




Figure 2-1 AD161A Package Diagram



2.2 Pin Description

Table 2-1 AD161A Pin Description

PIN	Name			-		
NO.	A0 A2/A4	Туре	Function	Other Function		
1	VSS	G		System ground;		
				PPS DAT:Power protocol slave control;		
2	PB10	I/O	GPIO	CLKOUT3:Clock Out3;		
				ROSCI_32K:32.768KHz crystal oscillator input;		
3	PB9	I/O	GPIO	CLKOUT2:Clock Out2;		
	12,	1.0	0110	LCD SEG25;		
				ROSCO 32K:32.768KHz crystal oscillator output;		
				Q-decoder 1;		
				IIC0 SDA(B):IIC0 SDA(B);		
4	PB8	I/O	GPIO	ADC10:ADC Input Channel 10;		
				CLKOUT1:Clock Out1;		
				LCD SEG24;		
				Q-decoder 0;		
				IIC0 SCL(B):IIC0 SCL(B);		
5	PB7	I/O	GPIO	ADC9:ADC Input Channel 9;		
3	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1/0	dio	CLKOUT0:Clock Out0;		
				LCD SEG23;		
(DD.	1/0	CDIO	OSC12MO:12MHz crystal oscillator output;		
6	PB6	I/O	GPIO	ADC8:ADC Input Channel 8;		
		9	P /	LCD SEG22;		
7	PB5	I/O	GPIO	OSC12MI:12MHz crystal oscillator input;		
			2	LCD SEG21;		
				SPI1DI(B):SPI1 Data In(B);		
8	PB4	I/O	GPIO	SDDAT(A):SD Data(A);		
		1/		ADC7:ADC Input Channel 7;		
		1		LCD SEG20;		
				SPI1DO(B):SPI1 Data Out(B);		
9	PB3	I/O	GPIO	SDCMD(A/B):SD CMD(A/B);		
				CAP2:Timer2 Capture;		
				LCD SEG19;		
				SPI1CLK(B):SPI1 Clk(B);		
10	PB2	I/O	GPIO	SDCLK(A/B):SD Clock(A/B);		
				ADC6:ADC Input Channel 6;		
				LCD SEG18;		
11	PB1	I/O	GPIO	SPI1DI(A):SPI1 Data In(A);		
11	1 101	1/0	0110	LCD SEG17;		
12	PB0	I/O	GPIO	ADC5:ADC Input Channel 5;		
12	rbu	1/0	GEIO	LCD SEG16;		



					CDD AT(D), CD D-4-(D),		
					SDDAT(B):SD Data(B);		
1.2	UDBDM		1/0	USB Negative Data	SPI1DO(A):SPI1 Data Out(A);		
13			I/O	(pull down)	IIC0_SDA(A):IIC0 SDA(A);		
					UART0RXA:Uart0 Data Input(A);		
					ADC15:ADC Input Channel 15;		
					SPI1CLKA:SPI1 Clk(A);		
14	USI	3DP	I/O	USB Positive Data	IIC0_SCL(A):IIC0 SCL(A);		
		JD1		(pull down)	UART0TXA:Uart0 Data Output(A);		
					ADC14:ADC Input Channel 14;		
15	DA	15	1/0	CDIO	PWM1:Timer1 PWM Output;		
15	PA	.15	I/O	GPIO	LCD SEG15;		
				GPIO			
16	PA	.14	I/O	(pull down)	LCD SEG14;		
				,	SFCDO(A):SFC Data Out(A);		
17	PD1	NC	I/O	GPIO	SPI0DO(A):SPI0 Data Out(A);		
					LCD SEG28;		
				_ 4	SFCCLK(A):SFC Clk(A);		
18	PD0	NC	I/O	GPIO	SPIOCLK(A):SPIO Clk(A);		
10	PD0 NC		1/0	di io	LCD SEG27;		
-							
19	PD4 NC I/O		I/O	GPIO	LCD SEG31;		
-					Flash Power Gate;		
					SFCDI(A):SFC Data In(A);		
20	PD2	NC	I/O	GPIO	SPI0DI(A):SPI0 Data In(A);		
					LCD SEG29;		
			4		SFCCS(A):SFC Chip Select(A);		
21	PD3	NC	I/O	GPIO	SPI0CS(A):SPI0 Chip Select(A);		
		1		3	LCD SEG30;		
22	DA	.13	I/O	GPIO	LCD SEG13;		
22	17.	113	1/0	(pull down)	Leb stats,		
			of the sale	1	SDCLK(C):SD Clock(C);		
22	ъ.	12	I/O	CRIO	FPIN1;		
23	PA	.12	I/O	G PIO	TMR1:Timer1 Clock Input;		
			The same of the sa		LCD SEG12;		
		400	and the second		SDCMD(C):SD CMD(C);		
24	PA11		I/O	GPIO	M_TMR1CK;		
					LCD SEG11;		
					SDDAT(C):SD Data(C);		
					ADC4:ADC Input Channel 4;		
25	PA10		I/O	GPIO	PWMCH1L:Motor PWM Channel1(L);		
					LCD SEG10;		
-					· · · · · · · · · · · · · · · · · · ·		
26	PA	A 9	I/O	GPIO	PWMCH1H:Motor PWM Channel1(H);		
	170				LCD SEG9;		



				-
	5.0	*/0	GPIO	Long press reset;
27	PA8	I/O	(pull up)	ADC3:ADC Input Channel 3;
				LCD SEG8;
28	PA7	I/O	GPIO	LCD SEG7;
				LCD COM0(B);
				ADC2:ADC Input Channel 2;
29	PA6	I/O	GPIO	LCD SEG6;
				LCD COM1(B);
				PPM_DAT0:Power protocol master control 0;
30	PA5	I/O	GPIO	FPIN0;
30	1713	1/0	GITO	LCD SEG5;
				LCD COM2(B);
				M_TMR0CK;
				ADC1:ADC Input Channel 1;
31	PA4	I/O	GPIO	CAP0:Timer0 Capture;
				LCD SEG4;
			4	LCD COM3(B);
				PPM_DAT1:Power protocol master control 1;
				UART1_RTS:Uart1 request to send;
32	2 PA3 I/O	GPIO	PWMCH0L:Motor PWM Channel0(L);	
				LCD SEG3;
				LCD COM4(B);
				MICIN1:MIC1 Input Channe;
		A		UART1_CTS:Uart1 clear to send;
33	PA2	I/O	GPIO	PWMCH0H:Motor PWM Channel0(H);
	32.			LCD SEG2;
		6		LCD COM5(B);
				MICIN0:MIC0 Input Channe;
				UART1RXB:Uart1 Data Input(B);
34	PA1	I/O	GPIO	TMR0:Timer0 Clock Input;
			Sa.	LCD SEG1;
	_			MICLDO:Microphone linear voltage regulator output;
		The same of		ADC0:ADC Input Channel 0;
35	PA0	I/O	GPIO	UART1TXB:Uart1 Data Output(B);
				PWM0:Timer0 PWM Output;
				LCD SEG0;
36	AVSS	G		Audio ground;
37	VCM	P		Audio analog reference bias;
38	DACR	AO		Right channel audio output;
-				•
39	DACL	AO		Left channel audio output;
40	PC5	I/O	GPIO	AINR:Right channel analog audio input;
				LCD COM0(A);



41	PC4	I/O	GPIO	AINL:Left channel analog audio input; SFCCS(B):SFC Chip Select(B); SPI0CS(B):SPI0 Chip Select(B); TMR2:Timer2 Clock Input; LCD COM1(A);		
42	PC3	I/O	GPIO	SFCDI(B):SFC Data In(B); SPI0DI(B):SPI0 Data In(B); SDPG:SD card Power Gate; ADC13:ADC Input Channel 13; LCD COM2(A);		
43	PC2	I/O	GPIO	SDCLK(D):SD Clock(D); LCD COM3(A);		
44	PC1	I/O	GPIO	SFCCLK(B):SFC Clk(B); SPI0CLK(B):SPI0 Clk(B); SDCMD(D):SD CMD(D); UART0RXB:Uart0 Data Input(B); ADC12:ADC Input Channel 12; LCD COM4(A);		
45	PC0	I/O	GPIO	SFCDO(B):SFC Data Out(B); SPI0DO(B):SPI0 Data Out(B); SDDAT(D):SD Data(D); UART0TXB:Uart0 Data Output(B); PWM2:Timer2 PWM Output; ADC11:ADC Input Channel 11; LCD SEG26; LCD COM5(A);		
46	IOVDD	PO	Power supply for GPIO	Built-in linear voltage regulator output;		
47	VBAT	P		Battery interface;		
48	VPWR (PP0)	PI (I/O)	GPIO	Charge Power Input; UART1TXA:Uart1 Data Output(A); UART1RXA:Uart1 Data Input(A); CAP1:Timer1 Capture;		

Pin Type	Description	Pin Type	Description
P	Power	I/O	Input or Output
PI	Power Input	I	Input
PO	Power Output	О	Output
AO	Analog Output	G	Ground



3 Electrical Characteristics

3.1 Absolute Maximum Ratings

Table 3-1

Symbol	Parameter	Min	Max	Unit
Topt	Operating temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	5.0	V
VPWR	Charger Voltage	-0.3	6.0	V
$V_{\rm IOVDD}$	Voltage applied at IOVDD	-0.3	3.6	V
$ m V_{GPIO}$	Voltage applied to GPIO	-0.3	IOVDD+0.3	V

Note: The chip can be damaged by any stress in excess of the absolute maximum ratings listed below

3.2 PMU Characteristics

Table 3-2

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
VBAT	Voltage Input	2.2	3.7	5.0	V	
VPWR	Charger supply Voltage	4.5	5.0	6.0	V	-
IOVDD	Voltage output	2.1	3.0	3.6	V	VBAT = 4.2V, 10mA loading
10100	Loading current			100	mA	IOVDD=3.3V@VBAT = 3.6V
$V_{ m LVD}$	Voltage input	2.1	2.8	2.8	V	Low-Voltage Detection of IOVDD

3.3 Battery Charge

Table 3-3

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V_{PWR}	Charge Input Voltage Range	4.5	5	6.0	V	_
V	Pattery Charge Termination Voltage	4.15	4.2	4.25	V	VPWR>4.5V
$ m V_{BATFloat}$	Battery Charge Termination Voltage	4.30	4.35	4.40	V	VPWR>4.65V
I_{BAT}	Fast Charge Current	20	_	120	mA	VBAT=4.0V@VPWR=5.0V
I_{END}	Charge Termination Current Threshold	2	-	12	mA	CHG_IIFULL_S==0,1
$V_{ m Trikl}$	Trickle Charge Voltage	-	3.0	_	V	VPWR>4.5V
I_{Trikl}	Trickle Charge Current	2	_	12	mA	V _{BAT} <v<sub>Trikl</v<sub>



3.4 IO Input/Output Electrical Logical Characteristics

Table 3-4

GPIO input char	GPIO input characteristics										
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions					
$V_{\rm IL}$	Low-Level Input Voltage	-0.3	-	0.3* IOVDD	V	IOVDD = 3.0V					
V_{IH}	High-Level Input Voltage	0.7* IOVDD	-	IOVDD+0.3	V	IOVDD = 3.0V					
GPIO output cha	racteristics										
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions					
V _{OL}	Low-Level Output Voltage	_	-	0.1* IOVDD	V	IOVDD = 3.0V					
$ m V_{OH}$	High-Level Output Voltage	0.9* IOVDD	_	_	V	IOVDD = 3.0V					

3.5 Internal Resistor Characteristics

Table 3-5

Port	Drive Current	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
PA0~PA2,PA4				
PA6~PA15				
PB0~PB9	2mA(HD1,HD0==0,0)	10K	10K	
PC0~PC5	5.6 mA(HD1, HD0 = 0,1)	All lines	/ .6	
PD0~PD4	18mA(HD1,HD0==1,0)		\times	1. PA8 default pull up
PA3,PA5	30mA(HD1,HD0==1,1)	PU 10K PU1 0.2K	10K	2. USBDM,USBDP,PA13,PA14 default pull down 3. Internal pull-up/pull-down
PB10	27mA	10K	10K	resistance accuracy ±20%
PP0(VPWR)	1.4mA	10K	10K	
USBDP	27 1	1.5K	15K	
USBDM	27mA	180K	15K	



3.6 Audio DAC Characteristics

Table 3-6

Parameter	MODE	Min	Тур	Max	Unit	Test Conditions	
Frequency Response		20	_	20K	Hz		
Output Swing	Diff (R to L)	_	1.5	_	Vrms		
Output Swing	Single-ended	_	750	_	mVrms	1KHz/0dB	
THD+N	Diff (R to L)	_	-80	_	dB	10k ohm loading	
THD+N	Single-ended	_	-80	_	dB	With A-Weighted Filter IOVDD>2.7V	
	Diff (R to L)	_	100	_ <	dB	10 (DD > 2. / (
S/N	Single-ended –		97@VCM cap 93@VCM capless	2	dB		
	Diff (R to L)	_	100		dB	1KHz/-60dB	
Dynamic Range	Single-ended	_	97@VCM cap 93@VCM capless	X	dB	10k ohm loading With A-Weighted Filter IOVDD>2.7V	
	Diff (R to L)	_	13		uVrms	With A-Weighted Filter	
Noise Floor	Single-ended	-	11@VCM cap 18@VCM capless	uVrms		IOVDD>2.7V	
Crosstalk	Single-ended	T	-93		dB	10KHz/0dB 10k ohm loading IOVDD>2.7V	

3.7 Audio ADC Characteristics

Table 3-7

Parameter	MODE	Min	Тур	Max	Unit	Test Conditions
			88	_	dB	Fsample=44.1KHz,Gain=4dB Fin=1KHz @1Vpp NO A-wt 20Hz-20KHz
	Differential					IOVDD>2.7V Fsample=44.1KHz,Gain=20dB
Dynamic Range		_	83	_	dB	Fin=1KHz @160mVpp NO A-wt 20Hz-20KHz IOVDD>2.7V
	Single-ended	_	88@VCM cap 85@VCM capless	_	dB	Fsample=44.1KHz,Gain=-2dB Fin=1KHz @1Vpp NO A-wt 20Hz-20KHz IOVDD>2.7V




Dynamic Range	Single-ended	_	76@VCM cap 72@VCM capless	_	dB	Fsample=44.1KHz,Gain=14dB Fin=1KHz @160mVpp NO A-wt 20Hz-20KHz IOVDD>2.7V
S/N	Differential	_	88	-	dB	Fsample=44.1KHz,Gain=4dB Fin=1KHz @1Vpp NO A-wt 20Hz-20KHz IOVDD>2.7V
		_	80	-	dB	Fsample=44.1KHz,Gain=20dB Fin=1KHz @160mVpp NO A-wt 20Hz-20KHz IOVDD>2.7V
	Single-ended	_	88@VCM cap 85@VCM capless	-	dB	Fsample=44.1KHz,Gain=-2dB Fin=1KHz @1Vpp NO A-wt 20Hz-20KHz IOVDD>2.7V
		_	76@VCM cap 72@VCM capless	X	dB	Fsample=44.1KHz,Gain=14dB Fin=1KHz @160mVpp NO A-wt 20Hz-20KHz IOVDD>2.7V
THD+N	Differential -	7	-80	~	dВ	Fsample=44.1KHz,Gain=4dB Fin=1KHz @1Vpp NO A-wt 20Hz-20KHz IOVDD>2.7V
		-	-78	-	dB	Fsample=44.1KHz,Gain=20dB Fin=1KHz @160mVpp NO A-wt 20Hz-20KHz IOVDD>2.7V
	Single-ended	-	-79@VCM cap -78@VCM capless	_	dB	Fsample=44.1KHz,Gain=-2dB Fin=1KHz @1Vpp NO A-wt 20Hz-20KHz IOVDD>2.7V
		_	-72@VCM cap -70@VCM capless	-	dB	Fsample=44.1KHz,Gain=14dB Fin=1KHz @160mVpp NO A-wt 20Hz-20KHz IOVDD>2.7V



4 Package Information

4.1 LQFP48_7×7mm




SYMBOL	MILLIMETER				
STMBOL,	MIN	NOM	MAX		
Α		_	1.60		
A1	0.05		0.15		
A2	1.35	1.40	1.45		
A3	0.59	0.64	0.69		
b	0.18	_	0.26		
b1	0.17	0.20	0.23		
С	0.13	_	0.17		
c1	0.12	0.13	0.14		
D	8.80	9.00	9.20		
D1	6.90	7.00	7.10		
Е	8.80	9.00	9.20		
El	6.90	7.00	7.10		
eB 🧆	8.10	_	8.25		
e	0.50BSC				
L	0.40	_	0.65		
LI	1.00REF				
θ	0	_	T		

Figure 4-1 AD161A Package





5 IC Marking Information



- ① LLLLLLLLL: Production Batch
- ② AD16Nx: Chip Model
- 3 Built-in flash size
 - 0: No Flash Memory
 - 2: 2Mbit Flash
 - 4: 4Mbit Flash
 - 8: 8Mbit Flash
 - 6: 16Mbit Flash
 - 3: 32Mbit Flash



6 Solder-Reflow Condition




Figure 6-1 Classification Reflow Profile

Classification Profiles

Table 6-1

	Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
	Temperature Min (T _{smin})	100 ℃	150 ℃
Preheat/	Temperature Max (T _{smax})	150 °C	200 ℃
Soak	Time (ts) from (T _{smin} to T _{sma} x)	60-120 seconds	60-180 seconds
Average ramp-up rate (T _{smax} to T _p)		3 °C/second max	3 °C/second max
Liquidous temperature (T _L)		183 ℃	217 ℃
Time (t _L) maintained above T _L		60-150 seconds	60-150 seconds
Peak package body temperature (Tp)		See Table 6-2.	See Table 6-3.
Time within 5°C of actual Peak Temperature (tp)		10-30 seconds	20-40 seconds
Ramp-down rate (T _p to T _L)		6 °C/second max.	6 °C/second max.
Time 25 °C to peak temperature		6 minutes max.	8 minutes max.

Note 1: All temperatures refer to topside of the package, measured on the package body surface.

Note 2: Time within 5° C of actual peak temperature (tp) specified for the reflow profiles is a "supplier" minimum and "user" maximum.

SnPb - Classification Temperature

Table 6-2

Package	Volume mm ³	Volume mm ³
Thickness	< 350	≥ 350
<2.5 mm	240 +0/-5 ℃	225 +0/-5 °C
≥ 2.5 mm	225 +0/-5 °C	225 +0/-5 °C



Pb-free - Classification Temperature Table 6-3

Package	Volume mm ³	Volume mm ³	Volume mm ³
Thickness	< 350	350 - 2000	> 2000
< 1.6mm	260 ℃	260 ℃	260 ℃
1.6 mm - 2.5mm	260 ℃	250 ℃	245 ℃
> 2.5mm	250 °C	245 ℃	245 ℃





7 Revision History

Date	Revision	Description
2022.09.19	V1.0	Initial Release.
		Update Pin Definition.
2022.11.28	V1.1	Update VPWR,VBAT range.
		Update DAC,ADC Characteristics.
2023.03.22	V1.2	Features modification

