AD160A Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: 1.1

Date: 2022.11.28



AD160A Features

CPU

- 32bit DSP
- Maximum speed 160MHz
- 16KB I-Cache / RO-Cache
- Interrupts with 8 priority level

Memory

- 32KB OTP
- 40KB SRAM
- Optional built-in flash memory

Clocks

- On-chip 16 MHz clock
- On-chip 200KHz lower-temperature-drift clock
- 12 MHz crystal oscillator
- 32.768 KHz crystal oscillator

DSP Audio Processing

- Support MP2, MP3, WMA, WAV decoding
- Multi-band DRC limiter
- Multi-band EQ configuration for voice Effects

Audio Codec

- Two channels 16-bit DAC, single-ended with SNR ≥ 97dB, differential with SNR ≥ 100dB
- One channel 24-bit ADC, $SNR \ge 88dB$
- Audio DAC Sampling rates of 8KHz/11.025KHz/16KHz/22.05KHz/24KHz/32KHz/44.1KHz/48KHz/64KHz/88.2KHz/96KHz are supported
- Audio ADC Sampling rates of 8KHz/11.025KHz/16KHz/22.05KHz/24KHz/32KHz/44.1KHz/48KHz are supported
- Audio DAC support single-ended and differential cap-less mode
- Support analog audio input
- Support OMTP and CTIA earphone plug-in and pull-out detection
- Support for driving 16 or 32 ohm speaker

Peripherals

- One full speed USB OTG controller
- One SD host controller for MMC/SD
- Three multi-function 32-bit timers, support capture and PWM mode
- UART0 controller
- The UART1 supports DMA and flow control
- One IIC Master controller
- Two SPI Master / Slaver controller with DMA
- One QDEC interface
- 16-channel 10-bit general purpose ADC
- 4-channel Advance PWM controller
- LCD controller
- A0:38 Individually programmable and multiplexed GPIO pins
 A2/A4:33 Individually programmable and multiplexed GPIO pins
- Digital peripheral crossbar
- Up to 12 external interrupt / wake-up source (low power available,can be multiplexed to any I/O)

PMU

- Built-in lithium battery charging manager,up to 120mA charging current
- RTC Alarm Wakeup
- Less than 2uA soft off current
- VPWR range : 4.5V to 6.0V
- VBAT range : 2.2V to 5.0V
- IOVDD range: 2.1V to 3.6V

Packages

QFN52(6mm*6mm)

Temperature

- Operating temperature: -40°C to +85°C
- Storage temperature: -65° C to $+150^{\circ}$ C

Applications

- Audio player
- Microcontrollers



1 Block Diagram




Figure 1-1 AD160A Block Diagram



2 Pin Definition

2.1 Pin Assignment




Figure 2-1 AD160A Package Diagram



2.2 Pin Description

Table 2-1 AD160A Pin Description

PIN	N:	ame			_			
NO.	A0	A2/A4	Туре	Function	Other Function			
1	VI	BAT	P		Battery interface;			
2	VPWR (PP0)		PI (I/O) GPIO		Charge Power Input; UART1TXA:Uart1 Data Output(A); UART1RXA:Uart1 Data Input(A); CAP1:Timer1 Capture;			
3	Pl	310	I/O	GPIO	PPS_DAT:Power protocol slave control; CLKOUT3:Clock Out3;			
4	P	В9	I/O	GPIO	ROSCI_32K:32.768KHz crystal oscillator input; CLKOUT2:Clock Out2; LCD SEG25;			
5	PB8		I/O	GPIO	ROSCO_32K:32.768KHz crystal oscillator output; Q-decoder_1; IIC0_SDA(B):IIC0 SDA(B); ADC10:ADC Input Channel 10; CLKOUT1:Clock Out1; LCD SEG24;			
6	P	В7	I/O	GPIO	Q-decoder_0; IIC0_SCL(B):IIC0 SCL(B); ADC9:ADC Input Channel 9; CLKOUT0:Clock Out0; LCD SEG23;			
7	P	В6	I/O	GPIO	OSC12MO:12MHz crystal oscillator output; ADC8:ADC Input Channel 8; LCD SEG22;			
8	P	B5	I/O	GPIO	OSC12MI:12MHz crystal oscillator input; LCD SEG21;			
9	P	PB4		GPIO	SPI1DI(B):SPI1 Data In(B); SDDAT(A):SD Data(A); ADC7:ADC Input Channel 7; LCD SEG20;			
10	PB3		I/O	GPIO	SPI1DO(B):SPI1 Data Out(B); SDCMD(A/B):SD CMD(A/B); CAP2:Timer2 Capture; LCD SEG19;			



11	PI	32.	I/O	GPIO	SPI1CLK(B):SPI1 Clk(B); SDCLK(A/B):SD Clock(A/B);				
	1 102		1.0	Grie	ADC6:ADC Input Channel 6;				
					LCD SEG18;				
12	PI	31	I/O	GPIO	SPI1DI(A):SPI1 Data In(A);				
					LCD SEG17;				
13	PI	30	I/O	GPIO	ADC5:ADC Input Channel 5;				
					LCD SEG16;				
					SDDAT(B):SD Data(B);				
				USB Negative Data	SPI1DO(A):SPI1 Data Out(A);				
14	UDE	BDM	I/O	(pull down)	IIC0_SDA(A):IIC0 SDA(A);				
				u ,	UART0RXA:Uart0 Data Input(A);				
					ADC15:ADC Input Channel 15;				
					SPI1CLKA:SPI1 Clk(A);				
15	USE	BDP	I/O	USB Positive Data	IIC0_SCL(A):IIC0 SCL(A);				
	CDI) 	1/0	(pull down)	UART0TXA:Uart0 Data Output(A);				
					ADC14:ADC Input Channel 14;				
16	PA15		I/O	GPIO	PWM1:Timer1 PWM Output;				
10	IA	1713		drio	LCD SEG15;				
17	PA14		I/O	GPIO (pull down)	LCD SEG14;				
					SFCDO(A):SFC Data Out(A);				
18	PD1	NC	I/O	GPIO	SPI0DO(A):SPI0 Data Out(A);				
					LCD SEG28;				
			8		SFCCLK(A):SFC Clk(A);				
19	PD0	NC	I/O	GPIO	SPI0CLK(A):SPI0 Clk(A);				
					LCD SEG27;				
20	DD4	NC	I/O	GPIO	LCD SEG31;				
20	PD4	NC	I/O	GFIO	Flash Power Gate;				
			1 1 1		SFCDI(A):SFC Data In(A);				
21	PD2	NC	I/O	GPIO	SPI0DI(A):SPI0 Data In(A);				
		A	1	₩	LCD SEG29;				
			The state of the s		SFCCS(A):SFC Chip Select(A);				
22	PD3	NC	I/O	GPIO	SPI0CS(A):SPI0 Chip Select(A);				
					LCD SEG30;				
23	PA	12	I/O	GPIO	LCD SEG13;				
23		.13	1/0	(pull down)					
					SDCLK(C):SD Clock(C);				
24	DA	.12	I/O	GPIO	FPIN1;				
24	PΑ	.12	1/0	OI IO	TMR1:Timer1 Clock Input;				
					LCD SEG12;				



		_	ī				
				SDCMD(C):SD CMD(C);			
25	PA11	I/O	GPIO	M_TMR1CK;			
				LCD SEG11;			
				SDDAT(C):SD Data(C);			
26	26		GPIO	ADC4:ADC Input Channel 4;			
20	PA10	I/O	GPIO	PWMCH1L:Motor PWM Channel1(L);			
				LCD SEG10;			
27	D. O	1/0	CDIO	PWMCH1H:Motor PWM Channel1(H);			
27	PA9	I/O	GPIO	LCD SEG9;			
			CDIO	Long press reset;			
28	PA8	I/O	GPIO	ADC3:ADC Input Channel 3;			
			(pull up)	LCD SEG8;			
				LCD SEG7;			
29	PA7	I/O	GPIO	LCD COM0(B);			
				ADC2:ADC Input Channel 2;			
30	PA6	I/O	GPIO	LCD SEG6;			
				LCD COM1(B);			
				PPM DAT0:Power protocol master control 0;			
		I/O	GPIO	FPINO;			
31	PA5			LCD SEG5;			
				LCD COM2(B);			
				M TMR0CK;			
			1	ADC1:ADC Input Channel 1;			
32	PA4	I/O	GPIO	CAP0:Timer0 Capture;			
				LCD SEG4;			
		A		LCD COM3(B);			
				PPM DAT1:Power protocol master control 1;			
		1/10	1df	UART1 RTS:Uart1 request to send;			
33	PA3	I/O	GPIO	PWMCH0L:Motor PWM Channel0(L);			
	1713	110	GITO	LCD SEG3;			
				LCD COM4(B);			
	_			MICIN1:MIC1 Input Channe;			
				UART1 CTS:Uart1 clear to send;			
34	PA2	I/O	GPIO	PWMCH0H:Motor PWM Channel0(H);			
] 34	1A2	1/0	GIIO	LCD SEG2;			
				LCD SEG2; LCD COM5(B);			
				MICINO:MICO Input Channe;			
				_			
35	PA1	I/O	GPIO	UART1RXB:Uart1 Data Input(B);			
				TMR0:Timer0 Clock Input;			
				LCD SEG1;			



36	PA0	I/O	GPIO	MICLDO:Microphone linear voltage regulator output; ADC0:ADC Input Channel 0; UART1TXB:Uart1 Data Output(B); PWM0:Timer0 PWM Output; LCD SEG0;
37	ADVSS	G		Audio ADC ground;
38	DAVSS	G		Audio DAC ground;
39	VCM	P		Audio analog reference bias;
40	HPVSS	G		Headphone AMP ground;
41	VCMO1	AO		Reference output1 of the audio;
42	DACR	AO		Right channel audio output;
43	DACL	AO		Left channel audio output;
44	VCMO0	AO		Reference output0 of the audio;
45	PC5	I/O	GPIO	AINR:Right channel analog audio input; LCD COM0(A);
46	PC4	I/O	GPIO	AINL:Left channel analog audio input; SFCCS(B):SFC Chip Select(B); SPI0CS(B):SPI0 Chip Select(B); TMR2:Timer2 Clock Input; LCD COM1(A);
47	PC3	I/O	GPIO	SFCDI(B):SFC Data In(B); SPI0DI(B):SPI0 Data In(B); SDPG:SD card Power Gate; ADC13:ADC Input Channel 13; LCD COM2(A);
48	PC2	I/O	GPIO	SDCLK(D):SD Clock(D); LCD COM3(A);
49	PC1	I/O	GPIO	SFCCLK(B):SFC Clk(B); SPI0CLK(B):SPI0 Clk(B); SDCMD(D):SD CMD(D); UART0RXB:Uart0 Data Input(B); ADC12:ADC Input Channel 12;
				LCD COM4(A);
50	PC0	I/O	GPIO	SFCDO(B):SFC Data Out(B); SPI0DO(B):SPI0 Data Out(B); SDDAT(D):SD Data(D); UART0TXB:Uart0 Data Output(B); PWM2:Timer2 PWM Output; ADC11:ADC Input Channel 11; LCD SEG26; LCD COM5(A);
51	DCVDD	P		Internal power;



52	IOVDD	РО	Power supply for GPIO	Built-in linear voltage regulator output;
BOM	VSS	G		System ground;

Pin Type	Description	Pin Type	Description
P	Power	I/O	Input or Output
PI	Power Input	I	Input
PO	Power Output	О	Output
AO	Analog Output	G	Ground





3 Electrical Characteristics

3.1 Absolute Maximum Ratings

Table 3-1

Symbol	Parameter	Min	Max	Unit
Topt	Operating temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	5.0	V
VPWR	Charger Voltage	-0.3	6.0	V
$V_{\rm IOVDD}$	Voltage applied at IOVDD	-0.3	3.6	V
$ m V_{GPIO}$	Voltage applied to GPIO	-0.3	IOVDD+0.3	V

Note: The chip can be damaged by any stress in excess of the absolute maximum ratings listed below

3.2 PMU Characteristics

Table 3-2

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
VBAT	Voltage Input	2.2	3.7	5.0	V	- O -
VPWR	Charger supply Voltage	4.5	5.0	6.0	V	-
DCVDD	Voltage output	1.14	1.35	1.59	V	_
IONDD	Voltage output	2.1	3.0	3.6	V	VBAT = 4.2V, 10mA loading
IOVDD	Loading current		-	100	mA	IOVDD=3.3V@VBAT = 3.6V
$ m V_{LVD}$	Voltage input	2.1	2.8	2.8	V	Low-Voltage Detection of IOVDD

3.3 Battery Charge

Table 3-3

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V_{PWR}	Charge Input Voltage Range	4.5	5	6.0	V	-
V			4.2	4.25	V	VPWR>4.5V
V _{BAT} Float	Battery Charge Termination Voltage	4.30	4.35	4.40	V	VPWR>4.65V
I_{BAT}	Fast Charge Current	20	_	120	mA	VBAT=4.0V@VPWR=5.0V
I _{END}	Charge Termination Current Threshold	2	-	12	mA	CHG_IIFULL_S==0,1
V_{Trikl}	Trickle Charge Voltage	_	3.0	_	V	VPWR>4.5V
I_{Trikl}	Trickle Charge Current	2	_	12	mA	$V_{BAT} < V_{Trikl}$



3.4 IO Input/Output Electrical Logical Characteristics

Table 3-4

GPIO input characteristics									
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions			
$V_{\rm IL}$	Low-Level Input Voltage	-0.3	-	0.3* IOVDD	V	IOVDD = 3.0V			
$ m V_{IH}$	V _{IH} High-Level Input Voltage		_	IOVDD+0.3	V	IOVDD = 3.0V			
GPIO output cha	aracteristics								
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions			
$ m V_{OL}$	Low-Level Output Voltage	_	-	0.1* IOVDD	V	IOVDD = 3.0V			
$ m V_{OH}$	High-Level Output Voltage	0.9* IOVDD		_	V	IOVDD = 3.0V			

3.5 Internal Resistor Characteristics

Table 3-5

Port	Drive Current	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
PA0~PA2,PA4				
PA6~PA15				× .
PB0~PB9	2mA(HD1,HD0==0,0)	10K	10K	
PC0~PC5	5.6mA(HD1,HD0==0,1)	All lines		
PD0~PD4	18mA(HD1,HD0==1,0)		\times	1. PA8 default pull up
PA3,PA5	30mA(HD1,HD0==1,1)	PU 10K PU1 0.2K	10K	USBDM,USBDP,PA13,PA14 default pull down Internal pull-up/pull-down
PB10	27mA	10K	10K	resistance accuracy ±20%
PP0(VPWR)	1.4mA	10K	10K	
USBDP	27 1	1.5K	15K	
USBDM	27mA	180K	15K	



3.6 Audio DAC Characteristics

Table 3-6

Parameter	MODE	Min	Тур	Max	Unit	Test Conditions
Frequency Response		20	_	20K	Hz	
Output Swing	Diff (R to L)	_	1.5	_	Vrms	
Output Swing	Single-ended	_	750	_	mVrms	1KHz/0dB
THD+N	Diff (R to L)	_	-80	_	dB	10k ohm loading
I⊓D⊤N	Single-ended	_	-80	_	dB	With A-Weighted Filter
	Diff (R to L)	_	100	_	dB	IOVDD>2.7V
S/N	Cinala andad	_	97@VCM cap		dB	
	Single-ended		93@VCM capless	- 4	UD.	
	Diff (R to L)	_	100		dB	1KHz/-60dB
Dynamic Range	Single-ended	_	97@VCM cap 93@VCM capless		dB	10k ohm loading With A-Weighted Filter IOVDD>2.7V
	Diff (R to L)	_	13		uVrms	A-Weighted Filter
Noise Floor	Single-ended	-	11@VCM cap 18@VCM capless		uVrms	IOVDD>2.7V
	Single-ended	*	-93	G.	dB	10KHz/0dB 10k ohm loading IOVDD>2.7V
Crosstalk	(R and L) to VCMO	-	-60	-	dB	10KHz/0dB 32 ohm loading IOVDD>2.7V
	(R and L) to VCMO	-	-57	_	dB	10KHz/0dB 16 ohm loading IOVDD>2.7V

3.7 Audio ADC Characteristics

Table 3-7

Parameter	MODE	Min	Тур	Max	Unit	Test Conditions
				-	dB	Fsample=44.1KHz,Gain=4dB
			0.0			Fin=1KHz @1Vpp
		_	_ 88			NO A-wt 20Hz-20KHz
Dynamic Range	Differential -					IOVDD>2.7V
		_ 8	92	dB		Fsample=44.1KHz,Gain=20dB
					Fin=1KHz @160mVpp	
			83	_	иБ	NO A-wt 20Hz-20KHz
						IOVDD>2.7V



-	1		i			
		-	88@VCM cap 85@VCM capless	-	dB	Fsample=44.1KHz,Gain=-2dB Fin=1KHz @1Vpp
						NO A-wt 20Hz-20KHz
Dynamic Range	Single-ended					IOVDD>2.7V
						Fsample=44.1KHz,Gain=14dB
		_	76@VCM cap 72@VCM capless	_	dB	Fin=1KHz @160mVpp
						NO A-wt 20Hz-20KHz
						IOVDD>2.7V
			88	_		Fsample=44.1KHz,Gain=4dB
					dB	Fin=1KHz @1Vpp
					_	NO A-wt 20Hz-20KHz
	Differential					IOVDD>2.7V
						Fsample=44.1KHz,Gain=20dB
		_	80		dB	Fin=1KHz @160mVpp
						NO A-wt 20Hz-20KHz
S/N				1000	X	IOVDD>2.7V
			88@VCM cap	X		Fsample=44.1KHz,Gain=-2dB
	Single-ended	_			dB	Fin=1KHz @1Vpp
			85@VCM capless			NO A-wt 20Hz-20KHz
		7			. 1	IOVDD>2.7V
			76@VCM cap			Fsample=44.1KHz,Gain=14dB
			72@VCM capless		dB	Fin=1KHz @160mVpp NO A-wt 20Hz-20KHz
			72@ v Civi capiess			IOVDD>2.7V
						Fsample=44.1KHz,Gain=4dB
	Differential	-	-80	-	dB	Fin=1KHz @1Vpp
						NO A-wt 20Hz-20KHz
						IOVDD>2.7V
		-	-78	_ dB		Fsample=44.1KHz,Gain=20dB
					dB	Fin=1KHz @160mVpp
						NO A-wt 20Hz-20KHz
THD+N						IOVDD>2.7V
	Single-ended	H. S.				Fsample=44.1KHz,Gain=-2dB
		_	-79@VCM cap		dB	Fin=1KHz @1Vpp
				_		NO A-wt 20Hz-20KHz
						IOVDD>2.7V
		-	-72@VCM cap	_	dB	Fsample=44.1KHz,Gain=14dB
						Fin=1KHz @160mVpp
						NO A-wt 20Hz-20KHz
						IOVDD>2.7V
	l .					



4 Package Information

4.1 QFN52_6×6mm





Figure 4-1 AD160A Package



5 IC Marking Information



- 1 LLLLLLLLL: Production Batch
- ② AD16Nx: Chip Model
- 3 Built-in flash size
 - 0: No Flash Memory
 - 2: 2Mbit Flash
 - 4: 4Mbit Flash
 - 8: 8Mbit Flash
 - 6: 16Mbit Flash
 - 3: 32Mbit Flash



6 Solder-Reflow Condition




Figure 6-1 Classification Reflow Profile

Classification Profiles

Table 6-1

Profile Feature		Sn-Pb Eutectic Assembly	Pb-Free Assembly
Temperature Min (T _{smin})		100 °C	150 °C
Preheat/	Temperature Max (T _{smax})	150 °C	200 ℃
Soak	Time (ts) from (T _{smin} to T _{sma} x)	60-120 seconds	60-180 seconds
Average ramp-up rate (T _{smax} to T _p)		3 °C/second max	3 °C/second max
Liquidous temperature (T _L)		183 °C	217 ℃
Time (t _L) maintained above T _L		60-150 seconds	60-150 seconds
Peak package body temperature (Tp)		See Table 6-2.	See Table 6-3.
Time within 5°C of actual Peak Temperature (tp)		10-30 seconds	20-40 seconds
Ramp-down rate (T _p to T _L)		6 °C/second max.	6 °C/second max.
Time 25 ℃ to peak temperature		6 minutes max.	8 minutes max.

Note 1: All temperatures refer to topside of the package, measured on the package body surface.

Note 2: Time within 5° C of actual peak temperature (tp) specified for the reflow profiles is a "supplier" minimum and "user" maximum.

SnPb - Classification Temperature

Table 6-2

Package	Volume mm ³	Volume mm ³
Thickness	< 350	≥ 350
<2.5 mm	240 +0/-5 ℃	225 +0/-5 °C
≥ 2.5 mm	225 +0/-5 °C	225 +0/-5 °C



Pb-free - Classification Temperature Table 6-3

Package Thickness	Volume mm ³ < 350	Volume mm ³ 350 - 2000	Volume mm ³ > 2000
< 1.6mm	260 ℃	260 ℃	260 ℃
1.6 mm - 2.5mm	260 ℃	250 ℃	245 ℃
> 2.5mm	250 °C	245 °C	245 ℃





7 Revision History

Date	Revision	Description
2022.09.16	V1.0	Initial Release.
		Update Pin Definition.
2022.11.28	V1.1	Update VPWR,VBAT range.
		Update DAC,ADC Characteristics.

