# **AD162C** Datasheet

# Zhuhai Jieli Technology Co.,LTD

Version: 1.2

Date: 2023.03.22



#### **AD162C** Features

#### **CPU**

- 32bit DSP
- Maximum speed 160MHz
- Interrupts with 8 priority level

#### Memory

- OTP
- Optional built-in flash memory

#### Clocks

- On-chip 16 MHz clock
- On-chip 200KHz lower-temperature-drift clock
- 32.768 KHz crystal oscillator

#### **DSP Audio Processing**

- Support MP2, MP3, WMA, WAV decoding
- Multi-band DRC limiter
- Multi-band EQ configuration for voice Effects

#### **Audio Codec**

- Two channels 16-bit DAC, single-ended with SNR ≥ 93dB, differential with SNR ≥ 100dB
- One channel 24-bit ADC,SNR ≥ 85dB
- Audio DAC Sampling rates of 8KHz/11.025KHz/16KHz/22.05KHz/24KHz/32KHz/44.1KHz/48KHz/64KHz/88.2KHz/96KHz are supported
- Audio ADC Sampling rates of 8KHz/11.025KHz/16KHz/22.05KHz/24KHz/32KHz/44.1KHz/48KHz are supported
- Audio DAC support single-ended and differential cap-less mode
- Support analog audio input
- Support for driving 16 or 32 ohm speaker

#### **Peripherals**

- One full speed USB OTG controller
- One SD host controller for MMC/SD
- Three multi-function 32-bit timers, support capture and PWM mode
- UART0 controller
- The UART1 supports DMA and flow control
- One IIC Master controller
- Two SPI Master / Slaver controller with DMA
- One QDEC interface
- 7-channel 10-bit general purpose ADC
- 4-channel Advance PWM controller
- 9 Individually programmable and multiplexed GPIO pins
- Digital peripheral crossbar
- Up to 9 external interrupt / wake-up source (low power available,can be multiplexed to any I/O)

#### **PMU**

- Built-in lithium battery charging manager,up to 120mA charging current
- RTC Alarm Wakeup
- Less than 2uA soft off current
- VPWR range : 4.5V to 6.0V
- VBAT range: 2.2V to 5.0V
- IOVDD range: 2.1V to 3.6V

#### **Packages**

SOP16

#### **Temperature**

- Operating temperature: -40°C to +85°C
- Storage temperature:  $-65^{\circ}$ C to  $+150^{\circ}$ C

#### **Applications**

- Audio player
- Microcontrollers



### 1 Block Diagram




Figure 1-1 AD162C Block Diagram



### 2 Pin Definition

### 2.1 Pin Assignment




Figure 2-1 AD162C Package Diagram



## 2.2 Pin Description

**Table 2-1 AD162C Pin Description** 

PIN NO.         Name         Type         Function         Other Function           1         PB9         I/O         GPIO         ROSCI_32K:32.768KHz crystal oscillator in CLKOUT2:Clock Out2;           2         PB8         I/O         GPIO         ADC10:ADC Input Channel 10; CLKOUT1:Clock Out1;           3         PB2         I/O         GPIO         ADC6:ADC Input Channel 6;           4         PB0         I/O         GPIO         ADC5:ADC Input Channel 5;           4         SPI1DO(A):SPI1 Data Out(A); IIC0_SDA(A):IIC0 SDA(A); UART0RXA:Uart0 Data Input(A); ADC15:ADC Input Channel 15;           5         USBDP         I/O         USB Positive Data (pull down)         IIC0_SCL(A):IIC0 SCL(A); UART0TXA:Uart0 Data Output(A); ADC14:ADC Input Channel 14;	
PB9	
CLKOUT2:Clock Out2;  ROSCO_32K:32.768KHz crystal oscillator o ADC10:ADC Input Channel 10; CLKOUT1:Clock Out1;  3 PB2 I/O GPIO ADC6:ADC Input Channel 6;  PB0 I/O GPIO ADC5:ADC Input Channel 5;  SPI1DO(A):SPI1 Data Out(A);  UDBDM I/O USB Negative Data (pull down) UART0RXA:Uart0 Data Input(A); ADC15:ADC Input Channel 15;  SPI1CLKA:SPI1 Clk(A); IICO_SCL(A):IICO SCL(A); USB Positive Data (pull down) UART0TXA:Uart0 Data Output(A); ADC14:ADC Input Channel 14;	output;
PB8 I/O GPIO ADC10:ADC Input Channel 10; CLKOUT1:Clock Out1;  3 PB2 I/O GPIO ADC6:ADC Input Channel 6;  PB0 I/O GPIO ADC5:ADC Input Channel 5;  SPI1DO(A):SPI1 Data Out(A); IICO_SDA(A):IICO SDA(A); UARTORXA:UartO Data Input(A); ADC15:ADC Input Channel 15;  SPI1CLKA:SPI1 Clk(A); IICO_SCL(A):IICO SCL(A); UARTOTXA:UartO Data Output(A); ADC14:ADC Input Channel 14;	output;
CLKOUT1:Clock Out1;  3 PB2 I/O GPIO ADC6:ADC Input Channel 6;  PB0 I/O GPIO ADC5:ADC Input Channel 5;  SPI1DO(A):SPI1 Data Out(A);  IIC0_SDA(A):IIC0 SDA(A);  UARTORXA:Uart0 Data Input(A);  ADC15:ADC Input Channel 15;  SPI1CLKA:SPI1 Clk(A);  IIC0_SCL(A):IIC0 SCL(A);  USB Positive Data (pull down) IIC0_SCL(A):IIC0 SCL(A);  UARTOTXA:Uart0 Data Output(A);  ADC14:ADC Input Channel 14;	
PB2 I/O GPIO ADC6:ADC Input Channel 6;  PB0 I/O GPIO ADC5:ADC Input Channel 5;  SPI1DO(A):SPI1 Data Out(A);  IIC0_SDA(A):IIC0 SDA(A);  UART0RXA:Uart0 Data Input(A);  ADC15:ADC Input Channel 15;  SPI1CLKA:SPI1 Clk(A);  IIC0_SCL(A):IIC0 SCL(A);  USB Positive Data (pull down) UART0TXA:Uart0 Data Output(A);  ADC14:ADC Input Channel 14;	
PB0 I/O GPIO ADC5:ADC Input Channel 5;  UDBDM I/O USB Negative Data (pull down) IIC0_SDA(A):IIC0 SDA(A);  USB Negative Data (pull down) UART0RXA:Uart0 Data Input(A);  ADC15:ADC Input Channel 15;  SPI1CLKA:SPI1 Clk(A);  IIC0_SCL(A):IIC0 SCL(A);  USB Positive Data (pull down) UART0TXA:Uart0 Data Output(A);  ADC14:ADC Input Channel 14;	
4 UDBDM I/O USB Negative Data (pull down) SPI1DO(A):SPI1 Data Out(A);  IIC0_SDA(A):IIC0 SDA(A);  UARTORXA:Uart0 Data Input(A);  ADC15:ADC Input Channel 15;  SPI1CLKA:SPI1 Clk(A);  IIC0_SCL(A):IIC0 SCL(A);  USBDP I/O USB Positive Data (pull down) UARTOTXA:Uart0 Data Output(A);  ADC14:ADC Input Channel 14;	
4 UDBDM I/O USB Negative Data (pull down) IIC0_SDA(A):IIC0 SDA(A); UART0RXA:Uart0 Data Input(A); ADC15:ADC Input Channel 15;  SPI1CLKA:SPI1 Clk(A); IIC0_SCL(A):IIC0 SCL(A); USB Positive Data (pull down) UART0TXA:Uart0 Data Output(A); ADC14:ADC Input Channel 14;	
UDBDM I/O (pull down) UARTORXA:Uart0 Data Input(A); ADC15:ADC Input Channel 15; SPI1CLKA:SPI1 Clk(A); IIC0_SCL(A):IIC0 SCL(A); UARTOTXA:Uart0 Data Output(A); ADC14:ADC Input Channel 14;	
(pull down)  UARTORXA:Uart0 Data Input(A); ADC15:ADC Input Channel 15;  SPI1CLKA:SPI1 Clk(A); IIC0_SCL(A):IIC0 SCL(A); UARTOTXA:Uart0 Data Output(A); ADC14:ADC Input Channel 14;	
5 USBDP I/O USB Positive Data (pull down) SPI1CLKA:SPI1 Clk(A); USB Positive Data (pull down) UART0TXA:Uart0 Data Output(A); ADC14:ADC Input Channel 14;	
5 USBDP I/O USB Positive Data (pull down) IIC0_SCL(A):IIC0 SCL(A); UART0TXA:Uart0 Data Output(A); ADC14:ADC Input Channel 14;	
5 USBDP I/O (pull down) UART0TXA:Uart0 Data Output(A); ADC14:ADC Input Channel 14;	
(pull down) UART0TXA:Uart0 Data Output(A); ADC14:ADC Input Channel 14;	
6 PA8 I/O GPIO Long press reset;	
(pull up) ADC3:ADC Input Channel 3;	
MICIN0:MIC0 Input Channe;	
7 PA1 I/O GPIO UART1RXB:Uart1 Data Input(B);	
TMR0:Timer0 Clock Input;	
MICLDO:Microphone linear voltage regulato	or output;
PA0 I/O GPIO ADC0:ADC Input Channel 0;	
8 UART1TXB:Uart1 Data Output(B);	
PWM0:Timer0 PWM Output;	
DACR AO Right channel audio output;	
9 AVSS G Audio ground;	
10 DACL AO Left channel audio output;	
VCMO AO negative of earphone;	
PC5 I/O GPIO AINR:Right channel analog audio input;	
PC4 I/O GPIO AINL:Left channel analog audio input;	<u> </u>
TMR2:Timer2 Clock Input;	
PC3 I/O GPIO SDPG:SD card Power Gate;	
ADC13:ADC Input Channel 13;	
13 IOVDD PO Power supply for GPIO Built-in linear voltage regulator output;	
14 VBAT P Battery interface;	



15	VPWR (PP0)	PI (I/O)	GPIO	Charge Power Input;  UART1TXA:Uart1 Data Output(A);  UART1RXA:Uart1 Data Input(A);  CAP1:Timer1 Capture;
16	VSS	G		System ground;

Pin Type	Description	Pin Type	Description
P	Power	I/O	Input or Output
PI	Power Input	I	Input
PO	Power Output	О	Output
AO	Analog Output	G	Ground



#### 3 Electrical Characteristics

### 3.1 Absolute Maximum Ratings

Table 3-1

Symbol	Parameter	Min	Max	Unit
Topt	Operating temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	5.0	V
VPWR	Charger Voltage	-0.3	6.0	V
$V_{\rm IOVDD}$	Voltage applied at IOVDD	-0.3	3.6	V
$ m V_{GPIO}$	Voltage applied to GPIO	-0.3	IOVDD+0.3	V

Note: The chip can be damaged by any stress in excess of the absolute maximum ratings listed below

### 3.2 PMU Characteristics

Table 3-2

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
VBAT	Voltage Input	2.2	3.7	5.0	V	<b>"</b>
VPWR	Charger supply Voltage	4.5	5.0	6.0	V	-
IOVDD	Voltage output	2.1	3.0	3.6	V	VBAT = 4.2V, 10mA loading
10 V DD	Loading current			100	mA	IOVDD=3.3V@VBAT = 3.6V
$V_{ m LVD}$	Voltage input	2.1	2.8	2.8	V	Low-Voltage Detection of IOVDD

### 3.3 Battery Charge

**Table 3-3** 

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
$V_{PWR}$	Charge Input Voltage Range	4.5	5	6.0	V	-
V			4.2	4.25	V	VPWR>4.5V
V BAT Float	V <sub>BAT Float</sub> Battery Charge Termination Voltage	4.30	4.35	4.40	V	VPWR>4.65V
$I_{BAT}$	Fast Charge Current	20	_	120	mA	VBAT=4.0V@VPWR=5.0V
$I_{END}$	Charge Termination Current Threshold	2	-	12	mA	CHG_IIFULL_S==0,1
$V_{ m Trikl}$	Trickle Charge Voltage	-	3.0	_	V	VPWR>4.5V
$I_{Trikl}$	Trickle Charge Current	2	_	12	mA	V <sub>BAT</sub> <v<sub>Trikl</v<sub>



### 3.4 IO Input/Output Electrical Logical Characteristics

Table 3-4

GPIO input characteristics									
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions			
$V_{\mathrm{IL}}$	Low-Level Input Voltage	-0.3	_	0.3* IOVDD	V	IOVDD = 3.0V			
$V_{ m IH}$	High-Level Input Voltage	0.7* IOVDD	-	IOVDD+0.3	V	IOVDD = 3.0V			
GPIO output ch	GPIO output characteristics								
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions			
$V_{ m OL}$	Low-Level Output Voltage	_	_	0.1* IOVDD	V	IOVDD = 3.0V			
$V_{\mathrm{OH}}$	High-Level Output Voltage	0.9* IOVDD	_	_	V	IOVDD = 3.0V			

# 3.5 Internal Resistor Characteristics

Table 3-5

Port	Drive Current	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
PA0,PA1,PA8	2mA(HD1,HD0==0,0)		<b>Y</b> /.	
PB0,PB2 PB8,PB9	5.6mA(HD1,HD0==0,1) 18mA(HD1,HD0==1,0)	10K	10K	1. PA8 default pull up
PC3~PC5	30mA(HD1,HD0==1,1)		/ /	2. USBDM,USBDP default pull down
PP0(VPWR)	1.4mA	10K	10K	3. Internal pull-up/pull-down
USBDP	27 4	1.5K	15K	resistance   accuracy ±20%
USBDM	27mA	180K	15K	

# 3.6 Audio DAC Characteristics

Table 3-6

Parameter	MODE	Min	Тур	Max	Unit	Test Conditions
Frequency Response		20	T	20K	Hz	
Output Swing	Diff (R to L)	_	1.5	_	Vrms	
Output Swing	Single-ended	_	750	_	mVrms	1KHz/0dB
THE	Diff (R to L)	_	-80	_	dB	10k ohm loading With A-Weighted Filter
THD+N	Single-ended	_	-80	_	dB	IOVDD>2.7V
CAL	Diff (R to L)	_	100	_	dB	
S/N	Single-ended	_	93	_	dB	
	Diff (R to L)	_	100	_	dB	1KHz/-60dB
Dynamic Range	Single-ended	_	93	-	dB	10k ohm loading With A-Weighted Filter IOVDD>2.7V



N · El	Diff (R to L)	1	13	_	uVrms	With A-Weighted Filter
Noise Floor	Single-ended	-	18	_	uVrms	IOVDD>2.7V
						10KHz/0dB
	Single-ended	_	-93	_	dB	10k ohm loading
						IOVDD>2.7V
	(R and L ) to VCMO		-60	_	dB	10KHz/0dB
Crosstalk		_				32 ohm loading
						IOVDD>2.7V
	(D. 11.)4					10KHz/0dB
	(R and L ) to VCMO	_	-57	_	dB	16 ohm loading
				4		IOVDD>2.7V

### 3.7 Audio ADC Characteristics


Table 3-7

Parameter	MODE	Min	Тур	Max	Unit	Test Conditions
			66			Fsample=44.1KHz,Gain=-2dB
			85		dB	Fin=1KHz @1Vpp
		_	83	_	ав	NO A-wt 20Hz-20KHz
Damania Damaa	C:11.1					IOVDD>2.7V
Dynamic Range	Single-ended					Fsample=44.1KHz,Gain=14dB
			72	~ \	dB	Fin=1KHz @160mVpp
		-	12		ав	NO A-wt 20Hz-20KHz
						IOVDD>2.7V
						Fsample=44.1KHz,Gain=-2dB
		-	0.5	_	dB	Fin=1KHz @1Vpp
	Single-ended —		85			NO A-wt 20Hz-20KHz
S/N						IOVDD>2.7V
S/IN		1	72	_	dB	Fsample=44.1KHz,Gain=14dB
						Fin=1KHz @160mVpp
						NO A-wt 20Hz-20KHz
						IOVDD>2.7V
						Fsample=44.1KHz,Gain=-2dB
			-78		dB	Fin=1KHz @1Vpp
		_	-/8	_	иь	NO A-wt 20Hz-20KHz
THD+N	Single-ended					IOVDD>2.7V
InD+N	Single-clided					Fsample=44.1KHz,Gain=14dB
		_	-70		dB	Fin=1KHz @160mVpp
			-/0	_	aB	NO A-wt 20Hz-20KHz
						IOVDD>2.7V




### 4 Package Information

### 4.1 SOP16






### 5 IC Marking Information



- ① LLLLLLLLL: Production Batch
- ② AD16Nx: Chip Model
- 3 Built-in flash size
  - 0: No Flash Memory
  - 2: 2Mbit Flash
  - 4: 4Mbit Flash
  - 8: 8Mbit Flash
  - 6: 16Mbit Flash
  - 3: 32Mbit Flash



#### **6 Solder-Reflow Condition**



**Figure 6-1 Classification Reflow Profile** 

**Classification Profiles** 

Table 6-1

	Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
	Temperature Min (T <sub>smin</sub> )	100 °C	150 °C
Preheat/	Temperature Max (T <sub>smax</sub> )	150 °C	200 ℃
Soak	Time (ts) from (T <sub>smin</sub> to T <sub>sma</sub> x)	60-120 seconds	60-180 seconds
Average ra	amp-up rate $(T_{smax} \text{ to } T_p)$	3 °C/second max	3 °C/second max
Liquidous temperature (T <sub>L</sub> )		183 ℃	217 ℃
Time (t <sub>L</sub> ) 1	maintained above T <sub>L</sub>	60-150 seconds	60-150 seconds
Peak pack	age body temperature (Tp)	See Table 6-2.	See Table 6-3.
Time within 5°C of actual Peak Temperature (tp)		10-30 seconds	20-40 seconds
Ramp-down rate (T <sub>p</sub> to T <sub>L</sub> )		6 °C/second max.	6 °C/second max.
Time 25	C to peak temperature	6 minutes max.	8 minutes max.

Note 1: All temperatures refer to topside of the package, measured on the package body surface.

Note 2: Time within  $5^{\circ}$ C of actual peak temperature (tp) specified for the reflow profiles is a "supplier" minimum and "user" maximum.

**SnPb - Classification Temperature** 

**Table 6-2** 

Package	Volume mm <sup>3</sup>	Volume mm <sup>3</sup>
Thickness	< 350	≥ 350
<2.5 mm	240 +0/-5 ℃	225 +0/-5 °C
≥ 2.5 mm	225 +0/-5 °C	225 +0/-5 °C



**Pb-free - Classification Temperature** Table 6-3

Package	Volume mm <sup>3</sup>	Volume mm <sup>3</sup>	Volume mm <sup>3</sup>
Thickness	< 350	350 - 2000	> 2000
< 1.6mm	260 ℃	260 ℃	260 °C
1.6 mm - 2.5mm	260 ℃	250 ℃	245 ℃
> 2.5mm	250 °C	245 ℃	245 ℃





## 7 Revision History

Date	Revision	Description
2022.09.16	V1.0	Initial Release.
		Update Pin Definition.
2022.11.28	V1.1	Update VPWR,VBAT range.
		Update DAC,ADC Test Conditions.
2023.03.22	V1.2	Features modification

