AD165A Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: 1.1

Date: 2022.11.28



AD165A Features

CPU

- 32bit DSP
- Maximum speed 160MHz
- 16KB I-Cache / RO-Cache
- Interrupts with 8 priority level

Memory

- 32KB OTP
- 40KB SRAM
- Optional built-in flash memory

Clocks

- On-chip 16 MHz clock
- On-chip 200KHz lower-temperature-drift clock
- 32.768 KHz crystal oscillator

DSP Audio Processing

- Support MP2, MP3, WMA, WAV decoding
- Multi-band DRC limiter
- Multi-band EQ configuration for voice Effects

Audio Codec

- One channels 16-bit DAC, single-ended with SNR ≥ 93dB
- One channel 24-bit ADC,SNR ≥ 85dB
- Audio DAC Sampling rates of 8KHz/11.025KHz/16KHz/22.05KHz/24KHz/32KHz/44.1KHz/48KHz/64KHz/88.2KHz/96KHz are supported
- Audio ADC Sampling rates of 8KHz/11.025KHz/16KHz/22.05KHz/24KHz/ 32KHz/44.1KHz/48KHz are supported
- Audio DAC support single-ended mode
- Support analog audio input
- Support for driving 16 or 32 ohm speaker

Peripherals

- One full speed USB OTG controller
- One SD host controller for MMC/SD
- Three multi-function 32-bit timers, support capture and PWM mode
- UART0 controller
- The UART1 supports DMA and flow control
- One IIC Master controller
- Two SPI Master / Slaver controller with DMA
- One QDEC interface
- 12-channel 10-bit general purpose ADC
- 4-channel Advance PWM controller
- 18 Individually programmable and multiplexed GPIO pins
- Digital peripheral crossbar
- Up to 12 external interrupt / wake-up source (low power available, can be multiplexed to any I/O)

PMU

- Built-in lithium battery charging manager,up to 120mA charging current
- RTC Alarm Wakeup
- Less than 2uA soft off current
- VPWR range : 4.5V to 6.0V
- VBAT range : 2.2V to 5.0V
- IOVDD range: 2.1V to 3.6V

Packages

QSOP24

Temperature

- Operating temperature: -40°C to +85°C
- Storage temperature: -65° C to $+150^{\circ}$ C

Applications

- Audio player
- Microcontrollers



1 Block Diagram




Figure 1-1 AD165A Block Diagram



2 Pin Definition

2.1 Pin Assignment




Figure 2-1 AD165A(0) Package Diagram




Figure 2-2 AD165A(2/4) Package Diagram



2.2 Pin Description

Table 2-1 AD165A Pin Description

PIN	Naı	me		1401C 2-1 AD103A1							
NO.	A0 A2/A4		Туре	Function	Other Function						
	DD1	NG	1/0	CNIC	SFCDO(A):SFC Data Out(A);						
	PD1 NC		I/O	GPIO	SPI0DO(A):SPI0 Data Out(A);						
1	1 PA11		1/0	CNIO	SDCMD(C):SD CMD(C);						
	PA	.11	I/O	GPIO	M_TMR1CK;						
	PD0	NC	I/O	GPIO	SFCCLK(A):SFC Clk(A);						
	PD0	NC	1/0	GPIO	SPI0CLK(A):SPI0 Clk(A);						
2					SDDAT(C):SD Data(C);						
	PA	10	I/O	GPIO	ADC4:ADC Input Channel 4;						
					PWMCH1L:Motor PWM Channel1(L);						
	PD3	NC	I/O	GPIO	SFCCS(A):SFC Chip Select(A);						
3	103	110	1/0	GI IO	SPI0CS(A):SPI0 Chip Select(A);						
	PA	19	I/O	GPIO	PWMCH1H:Motor PWM Channel1(H);						
4	PA	Q	I/O	GPIO	Long press reset;						
-	17	10	1/0	(pull up)	ADC3:ADC Input Channel 3;						
5	P.A	46	I/O	GPIO	ADC2:ADC Input Channel 2;						
				A Comment	M_TMR0CK;						
6	P.A	.4	I/O	GPIO	ADC1:ADC Input Channel 1;						
			,		CAP0:Timer0 Capture;						
7	P.A	.2	I/O	GPIO	MICIN1:MIC1 Input Channe;						
,	17	12	1/0	GI IO	UART1_CTS:Uart1 clear to send;						
			18	GPIO	MICLDO:Microphone linear voltage regulator output;						
8	PA	0	I/O		ADC0:ADC Input Channel 0;						
	12	10		GI IO	UART1TXB:Uart1 Data Output(B);						
			1		PWM0:Timer0 PWM Output;						
							1 / 1		MICIN0:MIC0 Input Channe;		
9	P.A	1	I/O	GPIO	UART1RXB:Uart1 Data Input(B);						
					TMR0:Timer0 Clock Input;						
10	AV	SS	G		Audio ground;						
11	DA	CL	AO		Left channel audio output;						
11	PC	C5	I/O	GPIO	AINR:Right channel analog audio input;						
					SFCCS(B):SFC Chip Select(B);						
	De De	7/	I/O	GPIO	SPI0CS(B):SPI0 Chip Select(B);						
	PC4		1/0	UPIO	AINL:Left channel analog audio input;						
12					TMR2:Timer2 Clock Input;						
12	12				SFCDI(B):SFC Data In(B);						
	PC	73	I/O	GPIO	SPI0DI(B):SPI0 Data In(B);						
	PC	,5	1/0	GHO	SDPG:SD card Power Gate;						
					ADC13:ADC Input Channel 13;						



13	PC2	I/O	GPIO	SDCLK(D):SD Clock(D);
				SFCCLK(B):SFC Clk(B);
				SPI0CLK(B):SPI0 Clk(B);
14	PC1	I/O	GPIO	SDCMD(D):SD CMD(D);
				UART0RXB:Uart0 Data Input(B);
				ADC12:ADC Input Channel 12;
				SFCDO(B):SFC Data Out(B);
				SPI0DO(B):SPI0 Data Out(B);
1.5	P.CO.	1/0	CDIO	SDDAT(D):SD Data(D);
15	PC0	I/O	GPIO	UART0TXB:Uart0 Data Output(B);
				PWM2:Timer2 PWM Output;
				ADC11:ADC Input Channel 11;
16	VSS	G		System ground;
17	IOVDD	РО	Power supply for GPIO	Built-in linear voltage regulator output;
18	VBAT	P		Battery interface;
				Charge Power Input;
10	VPWR	PI	CNIC	UART1TXA:Uart1 Data Output(A);
19	(PP0)	(I/O)	GPIO	UART1RXA:Uart1 Data Input(A);
				CAP1:Timer1 Capture;
20	PD0	1/0	CDIO	ROSCI_32K:32.768KHz crystal oscillator input;
20	PB9	I/O	GPIO	CLKOUT2:Clock Out2;
				ROSCO_32K:32.768KHz crystal oscillator output;
21	PB8	I/O	GPIO	ADC10:ADC Input Channel 10;
				CLKOUT1:Clock Out1;
22	PB2	I/O	GPIO	ADC6:ADC Input Channel 6;
	PB0	I/O	GPIO	ADC5:ADC Input Channel 5;
		Mr. J	J	SPI1DO(A):SPI1 Data Out(A);
23	HDDDM	I/O	USB Negative Data	IIC0_SDA(A):IIC0 SDA(A);
	UDBDM	I/O	(pull down)	UART0RXA:Uart0 Data Input(A);
		1 1		ADC15:ADC Input Channel 15;
	_			SPI1CLKA:SPI1 Clk(A);
24	USBDP	I/O	USB Positive Data	IIC0_SCL(A):IIC0 SCL(A);
24	OSBDA	1/0	(pull down)	UART0TXA:Uart0 Data Output(A);
				ADC14:ADC Input Channel 14;

Pin Type	Description	Pin Type	Description
P	Power	I/O	Input or Output
PI	Power Input	Ι	Input
PO	Power Output	О	Output
AO	Analog Output	G	Ground



3 Electrical Characteristics

3.1 Absolute Maximum Ratings

Table 3-1

Symbol	Parameter	Min	Max	Unit
Topt	Operating temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	5.0	V
VPWR	Charger Voltage	-0.3	6.0	V
$V_{\rm IOVDD}$	Voltage applied at IOVDD	-0.3	3.6	V
$ m V_{GPIO}$	Voltage applied to GPIO	-0.3	IOVDD+0.3	V

Note: The chip can be damaged by any stress in excess of the absolute maximum ratings listed below

3.2 PMU Characteristics

Table 3-2

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
VBAT	Voltage Input	2.2	3.7	5.0	V	
VPWR	Charger supply Voltage	4.5	5.0	6.0	V	-
IOVDD	Voltage output	2.1	3.0	3.6	V	VBAT = 4.2V, 10mA loading
10 V DD	Loading current			100	mA	IOVDD=3.3V@VBAT = 3.6V
V_{LVD}	Voltage input	2.1	2.8	2.8	V	Low-Voltage Detection of IOVDD

3.3 Battery Charge

Table 3-3

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V_{PWR}	Charge Input Voltage Range	4.5	5	6.0	V	-
$ m V_{BATFloat}$	Battery Charge Termination Voltage	4.15	4.2	4.25	V	VPWR>4.5V
V BAT Float	Battery Charge Termination Voltage	4.30	4.35	4.40	V	VPWR>4.65V
I_{BAT}	Fast Charge Current	20	_	120	mA	VBAT=4.0V@VPWR=5.0V
I_{END}	Charge Termination Current Threshold	2	-	12	mA	CHG_IIFULL_S==0,1
$V_{ m Trikl}$	Trickle Charge Voltage	-	3.0	_	V	VPWR>4.5V
I_{Trikl}	Trickle Charge Current	2	_	12	mA	V _{BAT} <v<sub>Trikl</v<sub>



3.4 IO Input/Output Electrical Logical Characteristics

Table 3-4

GPIO input characteristics										
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions				
$ m V_{IL}$	Low-Level Input Voltage	-0.3	_	0.3* IOVDD	V	IOVDD = 3.0V				
$ m V_{IH}$	High-Level Input Voltage	0.7* IOVDD	_	IOVDD+0.3	V	IOVDD = 3.0V				
GPIO output cha	aracteristics									
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions				
V _{OL}	Low-Level Output Voltage	_	_	0.1* IOVDD	V	IOVDD = 3.0V				
$ m V_{OH}$	High-Level Output Voltage	0.9* IOVDD	_	_	V	IOVDD = 3.0V				

3.5 Internal Resistor Characteristics

Table 3-5

Port	Drive Current	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
PA0~PA2 PA4,PA6 PA8~PA11 PB0,PB2 PB8,PB9 PC0~PC5 PD0,PD1,PD3	2mA(HD1,HD0==0,0) 5.6mA(HD1,HD0==0,1) 18mA(HD1,HD0==1,0) 30mA(HD1,HD0==1,1)	10K	10K	1. PA8 default pull up 2. USBDM,USBDP default pull down 3. Internal pull-up/pull-down resistance accuracy ±20%
PP0(VPWR)	1.4mA	10K	10K	
USBDP	27mA	1.5K	15K	
USBDM	2/mA	180K	15K	



3.6 Audio DAC Characteristics

Table 3-6

Parameter	MODE	Min	Тур	Max	Unit	Test Conditions	
Frequency Response		20	_	20K	Hz		
Output Swing	Single-ended	-	750	_	mVrms	1KHz/0dB	
THD+N	Single-ended	_	-80	_	dB	10k ohm loading	
S/N	Single-ended	_	93	_	dB		
Dynamic Range	Single-ended	_	93	_	dB	With A-Weighted Filter IOVDD>2.7V	
Noise Floor	Single-ended	-	18	_	uVrms		
				4		10KHz/0dB	
Crosstalk	Single-ended	_	-93	<u></u>	dB	10k ohm loading	
						IOVDD>2.7V	

3.7 Audio ADC Characteristics

Table 3-7

Parameter	MODE	Min	Тур	Max	Unit	Test Conditions
						Fsample=44.1KHz,Gain=4dB
			88		dB	Fin=1KHz @1Vpp
			00	7	dD	NO A-wt 20Hz-20KHz
	Differential					IOVDD>2.7V
	Differential					Fsample=44.1KHz,Gain=20dB
			83	_	dB	Fin=1KHz @160mVpp
		_	83			NO A-wt 20Hz-20KHz
Dynamic Range			100			IOVDD>2.7V
Dynamic Kange	Single-ended		85	_	dB	Fsample=44.1KHz,Gain=-2dB
						Fin=1KHz @1Vpp
		-	83		ub	NO A-wt 20Hz-20KHz
		C. C				IOVDD>2.7V
						Fsample=44.1KHz,Gain=14dB
			72		dD	Fin=1KHz @160mVpp
		_	72	_	dB	NO A-wt 20Hz-20KHz
						IOVDD>2.7V



						F 1 44 1VII C : 4 1D
						Fsample=44.1KHz,Gain=4dB
			88		dB	Fin=1KHz @1Vpp
		_		_		NO A-wt 20Hz-20KHz
	Differential					IOVDD>2.7V
	2 moremum					Fsample=44.1KHz,Gain=20dB
			80		dB	Fin=1KHz @160mVpp
		_	80	_	ub	NO A-wt 20Hz-20KHz
S/N						IOVDD>2.7V
5/19						Fsample=44.1KHz,Gain=-2dB
			0.5		15	Fin=1KHz @1Vpp
		_	85	_	dB	NO A-wt 20Hz-20KHz
						IOVDD>2.7V
	Single-ended				36.	Fsample=44.1KHz,Gain=14dB
			72		dB	Fin=1KHz @160mVpp
		_				NO A-wt 20Hz-20KHz
						IOVDD>2.7V
	Differential	-	-80			Fsample=44.1KHz,Gain=4dB
					•	Fin=1KHz @1Vpp
					dB	NO A-wt 20Hz-20KHz
						IOVDD>2.7V
			Comment of the last of the las			Fsample=44.1KHz,Gain=20dB
				.6		Fin=1KHz @160mVpp
		_	-78		dB	NO A-wt 20Hz-20KHz
	1					IOVDD>2.7V
THD+N				•		Fsample=44.1KHz,Gain=-2dB
						•
	7 1 7 7	_	-78	_	dB	Fin=1KHz @1Vpp
						NO A-wt 20Hz-20KHz
	Single-ended					IOVDD>2.7V
		1 3				Fsample=44.1KHz,Gain=14dB
			-70		dB	Fin=1KHz @160mVpp
		-70	, ,	_		NO A-wt 20Hz-20KHz
						IOVDD>2.7V



4 Package Information

4.1 QSOP24





Figure 4-1 AD165A Package



5 IC Marking Information



- ① LLLLLLLLL: Production Batch
- ② AD16Nx: Chip Model
- 3 Built-in flash size
 - 0: No Flash Memory
 - 2: 2Mbit Flash
 - 4: 4Mbit Flash
 - 8: 8Mbit Flash
 - 6: 16Mbit Flash
 - 3: 32Mbit Flash



6 Solder-Reflow Condition




Figure 6-1 Classification Reflow Profile

Classification Profiles

Table 6-1

	Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
	Temperature Min (T _{smin})	100 °C	150 ℃
Preheat/	Temperature Max (T _{smax})	150 ℃	200 ℃
Soak	Time (ts) from (T _{smin} to T _{sma} x)	60-120 seconds	60-180 seconds
Average ra	amp-up rate $(T_{smax} \text{ to } T_p)$	3 °C/second max	3 °C/second max
Liquidous temperature (T _L)		183 ℃	217 ℃
Time (t _L) 1	maintained above T _L	60-150 seconds	60-150 seconds
Peak pack	age body temperature (Tp)	See Table 6-2.	See Table 6-3.
Time within 5°C of actual Peak Temperature (tp)		10-30 seconds	20-40 seconds
Ramp-down rate (T _p to T _L)		6 °C/second max.	6 °C/second max.
Time 25	C to peak temperature	6 minutes max.	8 minutes max.

Note 1: All temperatures refer to topside of the package, measured on the package body surface.

Note 2: Time within 5° C of actual peak temperature (tp) specified for the reflow profiles is a "supplier" minimum and "user" maximum.

SnPb - Classification Temperature

Table 6-2

Package	Volume mm ³	Volume mm ³
Thickness	< 350	≥ 350
<2.5 mm	240 +0/-5 ℃	225 +0/-5 °C
≥ 2.5 mm	225 +0/-5 °C	225 +0/-5 °C



Pb-free - Classification Temperature Table 6-3

Package	Volume mm ³	Volume mm ³	Volume mm ³
Thickness	< 350	350 - 2000	> 2000
< 1.6mm	260 ℃	260 ℃	260 ℃
1.6 mm - 2.5mm	260 ℃	250 ℃	245 ℃
> 2.5mm	250 °C	245 ℃	245 ℃





7 Revision History

Date	Revision	Description
2022.09.16	V1.0	Initial Release.
		Update Pin Definition.
2022.11.28	V1.1	Update VPWR, VBAT range.
		Update DAC,ADC Characteristics.

