AD162B Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: 1.1

Date: 2023.03.22



AD162B Features

CPU

- 32bit DSP
- Maximum speed 160MHz
- Interrupts with 8 priority level

Memory

- OTP
- Optional built-in flash memory

Clocks

- On-chip 16 MHz clock
- On-chip 200KHz lower-temperature-drift clock

DSP Audio Processing

- Support MP2, MP3, WMA, WAV decoding
- Multi-band DRC limiter
- Multi-band EQ configuration for voice Effects

Audio Codec

- Two channels 16-bit DAC, single-ended with SNR ≥ 93dB, differential with SNR ≥ 100dB
- One channel 24-bit ADC, $SNR \ge 85 dB$
- Audio DAC Sampling rates of 8KHz/11.025KHz/16KHz/22.05KHz/24KHz/32KHz/44.1KHz/48KHz/64KHz/88.2KHz/96KHz are supported
- Audio ADC Sampling rates of 8KHz/11.025KHz/16KHz/22.05KHz/24KHz/32KHz/44.1KHz/48KHz are supported
- Audio DAC support single-ended and differential cap-less mode
- Support analog audio input
- Support for driving 16 or 32 ohm speaker

Peripherals

- One full speed USB OTG controller
- One SD host controller for MMC/SD
- Three multi-function 32-bit timers, support capture and PWM mode
- UART0 controller
- The UART1 supports DMA and flow control
- One IIC Master controller
- Two SPI Master / Slaver controller with DMA
- One QDEC interface
- 8-channel 10-bit general purpose ADC
- 4-channel Advance PWM controller
- 8 Individually programmable and multiplexed
 GPIO pins
- Digital peripheral crossbar
- Up to 9 external interrupt / wake-up source (low power available,can be multiplexed to any I/O)

PMU

- Built-in lithium battery charging manager,up to 120mA charging current
- Less than 2uA soft off current
- VPWR range: 4.5V to 6V
- VBAT range : 2.2V to 5V
- IOVDD range: 2.1V to 3.6V

Packages

SOP16

Temperature

- Operating temperature: -40°C to +85°C
- Storage temperature: -65° C to $+150^{\circ}$ C

Applications

- Audio player
- Microcontrollers



1 Block Diagram




Figure 1-1 AD162B Block Diagram



2 Pin Definition

2.1 Pin Assignment




Figure 2-1 AD162B Package Diagram



2.2 Pin Description

Table 2-1 AD162B Pin Description

PIN No. Name Type		Table 2-1 AD102B Fill Description								
PB2		Name	Туре	Function	Other Function					
PB0	1	PB4	I/O	GPIO	ADC7:ADC Input Channel 7;					
A	2	PB2	I/O	GPIO	ADC6:ADC Input Channel 6;					
1	3	PB0	I/O	GPIO	ADC5:ADC Input Channel 5;					
					SPI1DO(A):SPI1 Data Out(A);					
Second Company Compa	1	TIDDDM	1/0	USB Negative Data	IIC0_SDA(A):IIC0 SDA(A);					
SPIICLKA:SPII Clk(A); IIC0 SCL(A); UARTOTXA:Uart0 Data Output(A); ADC14:ADC Input Channel 14; IIC0 SCL(A): UARTOTXA:Uart0 Data Output(A); ADC14:ADC Input Channel 14; IIC0 SCL(A): UARTOTXA:Uart0 Data Output(A); ADC14:ADC Input Channel 14; IIC0 SCL(A): UARTOTXA:Uart0 Data Output(A); ADC14:ADC Input Channel 14; IIC0 SCL(A): UARTOTXA:Uart1 Data Input (B): IIC0 SCL(A): UARTOTXA:Uart1 Data Output(B): IIC0 SCL(A): UARTOTXA:Uart1 Data Input (B): IIC0 SCL(A): UARTOTXA:Uart1 Data Output(B): IIC0 SCL(A): UARTOTXA:Uart1 Data Output(B): IIC0 SCL(A): UARTOTXA:Uart1 Data Output(B): IIC0 SCL(A): UARTOTXA:Uart1 Data Output(A): UARTOTXA:Uart1 Data Input(A): UARTOTXA:Uar	4		1/0	(pull down)	UART0RXA:Uart0 Data Input(A);					
5 USBDP I/O USB Positive Data (pull down) IICO_SCL(A):IICO SCL(A); UARTOTXA:Uart0 Data Output(A); ADC14:ADC Input Channel 14; 6 PA8 I/O GPIO (pull up) Long press reset; ADC3:ADC Input Channel 3; 7 PA1 I/O GPIO UARTIRXB:Uart1 Data Input(B); TMR0:Timer0 Clock Input; 8 PA0 I/O GPIO UARTITXB:Uart1 Data Input(B); ADC0:ADC Input Channel 0; UARTITXB:Uart1 Data Output(B); PWM0:Timer0 PWM Output; 9 VSS G System ground; 10 DACR AO Right channel audio output; 11 DACL AO Right channel audio output; 12 VCMO AO Negative of earphone; 13 PC4 I/O GPIO AINR:Right channel analog audio input; TMR2:Timer2 Clock Input; 13 PC3 I/O GPIO AINR:Input Channel 13; 14 IOVDD PO Power supply for GPIO Built-in linear voltage regulator output; 15 VBAT P Battery interface; Charge Power Input; UARTITXA:Uart1 Data Input(A); UARTITXA:Uart1 Data Input(A);					ADC15:ADC Input Channel 15;					
SBBP I/O (pull down) UARTOTXA:Uart0 Data Output(A); ADC14:ADC Input Channel 14;					SPI1CLKA:SPI1 Clk(A);					
Company Comp	5	USBDP	I/O	USB Positive Data	IIC0_SCL(A):IIC0 SCL(A);					
6 PA8 L/O GPIO (pull up) Long press reset; ADG3:ADC Input Channel 3; 7 PA1 L/O GPIO MICINO:MICO Input Channe; UART1RXB:Uar1 Data Input(B); TMR0:Timer0 Clock Input; 8 PA0 L/O GPIO MICLDO:Microphone linear voltage regulator output; ADC0:ADC Input Channel 0; UART1TXB:Uar1 Data Output(B); PWM0:Timer0 PWM Output; 9 VSS G System ground; 10 DACR AO Right channel audio output; 11 DACL AO Left channel audio output; 12 VCMO AO Negative of earphone; PC5 L/O GPIO AINR:Right channel analog audio input; 13 PC4 L/O GPIO AINL:Left channel analog audio input; 14 IOVDD PO Power supply for GPIO Built-in linear voltage regulator output; 15 VBAT P Battery interface; Charge Power Input; UART1TXA:Uart1 Data Output(A); UART1TXA:Uart1 Data Input(A);		CSBD1	1/0	(pull down)	UART0TXA:Uart0 Data Output(A);					
6 PA8 I/O (pull up) ADG3:ADC Input Channel 3; 7 PA1 I/O GPIO MICINO:MICO Input Channe; 8 PA0 I/O GPIO UART1RXB:Uart1 Data Input(B); TMR0:Timer0 Clock Input; 8 PA0 I/O GPIO MICLDO:Microphone linear voltage regulator output; ADC0:ADC Input Channel 0; UART1TXB:Uart1 Data Output(B); PWM0:Timer0 PWM Output; 9 VSS G System ground; 10 DACR AO Right channel audio output; 11 DACL AO Negative of earphone; 12 VCMO AO Negative of earphone; 12 PC5 I/O GPIO AINR:Right channel analog audio input; 13 PC4 I/O GPIO AINR:Right channel analog audio input; 14 IOVDD PO Power supply for GPIO Built-in linear voltage regulator output; 15 VBAT P Battery interface; Charge Power Input; UART1TXA:Uart1 Data Output(A); UART1TXA:Uart1 Data Input(A); UART1TXA:Uart1 Data Input(A);					ADC14:ADC Input Channel 14;					
PA1	6	PA8	I/O	GPIO						
PAI I/O GPIO UARTIRXB:Uart1 Data Input(B); TMR0:Timer0 Clock Input; MICLDO:Microphone linear voltage regulator output; ADC0:ADC Input Channel 0; UARTITXB:Uart1 Data Output(B); PWM0:Timer0 PWM Output; 9 VSS G System ground; 10 DACR AO Right channel audio output; 11 DACL AO Left channel audio output; 12 VCMO AO Negative of earphone; PCS I/O GPIO AINR:Right channel analog audio input; TMR2:Timer2 Clock Input; PC3 I/O GPIO SDPG:SD card Power Gate; ADC13:ADC Input Channel 13; 14 IOVDD PO Power supply for GPIO Built-in linear voltage regulator output; UARTITXA:Uart1 Data Output(A); UARTITXA:Uart1 Data Input(A);				(pull up)	ADC3:ADC Input Channel 3;					
Rand										
PAO	7	PA1	I/O	GPIO						
8 PA0 I/O GPIO ADC0:ADC Input Channel 0; UART1TXB:Uart1 Data Output(B); PWM0:Timer0 PWM Output; 9 VSS G System ground; 10 DACR AO Right channel audio output; 11 DACL AO Left channel audio output; 12 VCMO AO Negative of earphone; PC5 I/O GPIO AINR:Right channel analog audio input; TMR2:Timer2 Clock Input; TMR2:Timer2 Clock Input; SDPG:SD card Power Gate; ADC13:ADC Input Channel 13; ADC13:ADC Input Channel 13; ADC13:ADC Input Channel 13; 14 IOVDD PO Power supply for GPIO Built-in linear voltage regulator output; 15 VBAT P Battery interface; Charge Power Input; UART1TXA:Uart1 Data Output(A); UART1TXA:Uart1 Data Input(A); UART1TXA:Uart1 Data Input(A);										
8 PAO I/O GPIO UARTITXB:Uart1 Data Output(B); PWM0:Timer0 PWM Output; 9 VSS G System ground; 10 DACR AO Right channel audio output; 11 DACL AO Left channel audio output; 12 VCMO AO Negative of earphone; PC5 I/O GPIO AINR:Right channel analog audio input; MR2:Timer2 Clock Input; TMR2:Timer2 Clock Input; SDPG:SD card Power Gate; ADC13:ADC Input Channel 13; ADC13:ADC Input Channel 13; Battery interface; VBAT P Battery interface; Charge Power Input; UART1TXA:Uart1 Data Output(A); UART1TXA:Uart1 Data Input(A); UART1TXA:Uart1 Data Input(A);										
9 VSS G System ground; 10 DACR AO Right channel audio output; 11 DACL AO Left channel audio output; 12 VCMO AO Negative of earphone; PC5 I/O GPIO AINR:Right channel analog audio input; AINL:Left channel analog audio input; TMR2:Timer2 Clock Input; TMR2:Timer2 Clock Input; SDPG:SD card Power Gate; ADC13:ADC Input Channel 13; ADC13:ADC Input Channel 13; 14 IOVDD PO Power supply for GPIO Built-in linear voltage regulator output; 15 VBAT P Battery interface; Charge Power Input; UART1TXA:Uart1 Data Output(A); UART1TXA:Uart1 Data Input(A);	8	PA0	I/O	GPIO						
9 VSS G System ground; 10 DACR AO Right channel audio output; 11 DACL AO Left channel audio output; 12 VCMO AO Negative of earphone; PC5 I/O GPIO AINR:Right channel analog audio input; AINL:Left channel analog audio input; TMR2:Timer2 Clock Input; SDPG:SD card Power Gate; ADC13:ADC Input Channel 13; ADC13:ADC Input Channel 13; Battery interface; VBAT P Battery interface; Charge Power Input; UART1TXA:Uart1 Data Output(A); UART1TXA:Uart1 Data Input(A); UART1TXA:Uart1 Data Input(A);										
10 DACR AO Right channel audio output; 11 DACL AO Left channel audio output; 12 VCMO AO Negative of earphone; PC5 I/O GPIO AINR:Right channel analog audio input; AINL:Left channel analog audio input; TMR2:Timer2 Clock Input; SDPG:SD card Power Gate; ADC13:ADC Input Channel 13; 14 IOVDD PO Power supply for GPIO Built-in linear voltage regulator output; 15 VBAT P Battery interface; Charge Power Input; UART1TXA:Uart1 Data Output(A); UART1TXA:Uart1 Data Input(A);			-							
11 DACL AO Left channel audio output; 12 VCMO AO Negative of earphone; PC5 I/O GPIO AINR:Right channel analog audio input; PC4 I/O GPIO AINL:Left channel analog audio input; TMR2:Timer2 Clock Input; PC3 I/O GPIO SDPG:SD card Power Gate; ADC13:ADC Input Channel 13; 14 IOVDD PO Power supply for GPIO Built-in linear voltage regulator output; 15 VBAT P Battery interface; Charge Power Input; UART1TXA:Uart1 Data Output(A); UART1TXA:Uart1 Data Input(A);	9	VSS	G		System ground;					
VCMO AO Negative of earphone;	10	DACR	AO		Right channel audio output;					
PC5 I/O GPIO AINR:Right channel analog audio input; PC4 I/O GPIO AINL:Left channel analog audio input; TMR2:Timer2 Clock Input; SDPG:SD card Power Gate; ADC13:ADC Input Channel 13; IOVDD PO Power supply for GPIO Built-in linear voltage regulator output; VPWR PI (PPO) GPIO GPIO GPIO Charge Power Input; UART1TXA:Uart1 Data Output(A); UART1RXA:Uart1 Data Input(A);	11	DACL	AO		Left channel audio output;					
PC5 I/O GPIO AINR:Right channel analog audio input; AINL:Left channel analog audio input; TMR2:Timer2 Clock Input; TMR2:Timer2 Clock Input; SDPG:SD card Power Gate; ADC13:ADC Input Channel 13; I IOVDD PO Power supply for GPIO Built-in linear voltage regulator output; VPWR PI UART1TXA:Uart1 Data Output(A); UART1RXA:Uart1 Data Input(A);	12	VCMO	AO		Negative of earphone;					
PC4 I/O GPIO TMR2:Timer2 Clock Input; SDPG:SD card Power Gate; ADC13:ADC Input Channel 13; 14 IOVDD PO Power supply for GPIO Built-in linear voltage regulator output; 15 VBAT P Battery interface; VPWR PI (PP0) (I/O) GPIO GPIO UART1TXA:Uart1 Data Output(A); UART1RXA:Uart1 Data Input(A);	12	PC5	I/O	GPIO	AINR:Right channel analog audio input;					
TMR2:Timer2 Clock Input; PC3 I/O GPIO SDPG:SD card Power Gate; ADC13:ADC Input Channel 13; 14 IOVDD PO Power supply for GPIO Built-in linear voltage regulator output; 15 VBAT P Battery interface; Charge Power Input; UART1TXA:Uart1 Data Output(A); UART1RXA:Uart1 Data Input(A);		DC4	1/0	CRIO	AINL:Left channel analog audio input;					
PC3 I/O GPIO SDPG:SD card Power Gate; ADC13:ADC Input Channel 13; 14 IOVDD PO Power supply for GPIO Built-in linear voltage regulator output; Battery interface; Charge Power Input; UART1TXA:Uart1 Data Output(A); UART1RXA:Uart1 Data Input(A);	12	rC4	1/0	GFIO	TMR2:Timer2 Clock Input;					
ADC13:ADC Input Channel 13; 14 IOVDD PO Power supply for GPIO Built-in linear voltage regulator output; 15 VBAT P Battery interface; Charge Power Input; UART1TXA:Uart1 Data Output(A); UART1RXA:Uart1 Data Input(A);	13	DC2	I/O	CDIO	SDPG:SD card Power Gate;					
15 VBAT P Battery interface; VPWR PI (PP0) (I/O) GPIO GPIO UART1RXA:Uart1 Data Input(A); UART1RXA:Uart1 Data Input(A);		rCs	1/0	GFIO	ADC13:ADC Input Channel 13;					
VPWR PI (PP0) (I/O) GPIO Charge Power Input; UART1TXA:Uart1 Data Output(A); UART1RXA:Uart1 Data Input(A);	14	IOVDD	PO	Power supply for GPIO	Built-in linear voltage regulator output;					
VPWR PI (PP0) (I/O) GPIO UART1TXA:Uart1 Data Output(A); UART1RXA:Uart1 Data Input(A);	15	VBAT	P		Battery interface;					
16 (PP0) (I/O) GPIO UART1RXA:Uart1 Data Guput(A);					Charge Power Input;					
(PP0) (DO) UART1RXA:Uart1 Data Input(A);	16			GPIO	UART1TXA:Uart1 Data Output(A);					
CAP1:Timer1 Capture;	10	(PP0)	(I/O)	0.10	UART1RXA:Uart1 Data Input(A);					
					CAP1:Timer1 Capture;					



Pin Type	Description	Pin Type	Description
P	Power	I/O	Input or Output
PI	Power Input	I	Input
PO	Power Output	0	Output
AO	Analog Output	G	Ground





3 Electrical Characteristics

3.1 Absolute Maximum Ratings

Table 3-1

Symbol	Parameter	Min	Max	Unit
Topt	Operating temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	5	V
VPWR	Charger Voltage	-0.3	6	V
$V_{\rm IOVDD}$	Voltage applied at IOVDD	-0.3	3.6	V
$ m V_{GPIO}$	Voltage applied to GPIO	-0.3	IOVDD+0.3	V

Note: The chip can be damaged by any stress in excess of the absolute maximum ratings listed below

3.2 PMU Characteristics

Table 3-2

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
VBAT	Voltage Input	2.2	3.7	5	V	
VPWR	Charger supply Voltage	4.5	5.0	6	V	-
IOVDD	Voltage output	2.1	3.0	3.6	V	VBAT = 4.2V, 10mA loading
10 V DD	Loading current			100	mA	IOVDD=3.3V@VBAT = 3.6V
V_{LVD}	Voltage input	2.1	2.8	2.8	V	Low-Voltage Detection of IOVDD

3.3 Battery Charge

Table 3-3

Symbol	Parameter		Тур	Max	Unit	Test Conditions
V_{PWR}	Charge Input Voltage Range	4.5	5	6	V	_
$ m V_{BATFloat}$	Rottery Charge Termination Voltage	4.15	4.2	4.25	V	VPWR>4.5V
V BAT Float	Battery Charge Termination Voltage		4.35	4.40	V	VPWR>4.65V
I_{BAT}	Fast Charge Current	20	_	120	mA	VBAT=4.0V@VPWR=5.0V
I _{END}	Charge Termination Current Threshold	2	-	12	mA	CHG_IIFULL_S==0,1
V_{Trikl}	Trickle Charge Voltage	_	3.0	_	V	VPWR>4.5V
I_{Trikl}	Trickle Charge Current	2	_	12	mA	$V_{BAT} < V_{Trikl}$



3.4 IO Input/Output Electrical Logical Characteristics

Table 3-4

GPIO input char	GPIO input characteristics								
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions			
$V_{\rm IL}$	Low-Level Input Voltage	-0.3	-	0.3* IOVDD	V	IOVDD = 3.0V			
$ m V_{IH}$	High-Level Input Voltage	0.7* IOVDD	-	IOVDD+0.3	V	IOVDD = 3.0V			
GPIO output cha	racteristics								
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions			
$ m V_{OL}$	Low-Level Output Voltage	_	_	0.1* IOVDD	V	IOVDD = 3.0V			
$ m V_{OH}$	High-Level Output Voltage	0.9* IOVDD	_		V	IOVDD = 3.0V			

3.5 Internal Resistor Characteristics

Table 3-5

Port	Drive Current	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
PA0,PA1,PA8 PB0,PB2,PB4 PC3~PC5	2mA(HD1,HD0==0,0) 5.6mA(HD1,HD0==0,1) 18mA(HD1,HD0==1,0) 30mA(HD1,HD0==1,1)	10K	10K	PA8 default pull up USBDM,USBDP default pull down
PP0(VPWR)	1.4mA	10K	10K	3. Internal pull-up/pull-down
USBDP	27mA	1.5K	15K	resistance accuracy ±20%
USBDM	Z/mA	180K	15K	

3.6 Audio DAC Characteristics

Table 3-6

Parameter	MODE	Min	Тур	Max	Unit	Test Conditions
Frequency Response		20	_	20K	Hz	
Output Serie	Diff (R to L)	-	1.5	_	Vrms	1VII_/04D
Output Swing	Single-ended	_	750	_	mVrms	1KHz/0dB
THEAN	Diff (R to L)	_	-80	_	dB	10k ohm loading
THD+N	Single-ended	_	-80	_	dB	With A-Weighted Filter IOVDD>2.7V
S/N	Diff (R to L)	_	100	_	dB	10 v DD>2. / v
S/IN	Single-ended	_	93	_	dB	
	Diff (R to L)	_	100	_	dB	1KHz/-60dB
Dynamic Range						10k ohm loading
Dynamic Range	Single-ended		93		dB	With A-Weighted Filter
		_		_		IOVDD>2.7V



Noise Floor	Diff (R to L)	_	13	_	uVrms	A-Weighted Filter	
Noise Floor	Single-ended	_	18	_	uVrms	IOVDD>2.7V	
						10KHz/0dB	
	Single-ended	_	-93	_	dB	10k ohm loading	
						IOVDD>2.7V	
	(R and L) to					10KHz/0dB	
Crosstalk	VCMO	_	-60	_	dB	32 ohm loading	
	VCMO					IOVDD>2.7V	
	(D and I) to					10KHz/0dB	
	(R and L) to VCMO		-57	_	dB	16 ohm loading	
				4		IOVDD>2.7V	

3.7 Audio ADC Characteristics


Table 3-7

Parameter	MODE	Min	Тур	Max	Unit	Test Conditions
			.00			Fsample=44.1KHz,Gain=-2dB
					4D	Fin=1KHz @1Vpp
		_	85	-	dB	NO A-wt 20Hz-20KHz
Drimamia Danga	Cimala andad		Connected 1			IOVDD>2.7V
Dynamic Range	Single-ended			.6		Fsample=44.1KHz,Gain=14dB
			72		dB	Fin=1KHz @160mVpp
		-	72	-"	ав	NO A-wt 20Hz-20KHz
				,		IOVDD>2.7V
	177					Fsample=44.1KHz,Gain=-2dB
			9.5		dB	Fin=1KHz @1Vpp
	Single-ended	_ 85	83	' –	_	NO A-wt 20Hz-20KHz
C/NI						IOVDD>2.7V
S/N						Fsample=44.1KHz,Gain=14dB
			72		dB	Fin=1KHz @160mVpp
		-	72	_	ав	NO A-wt 20Hz-20KHz
	The same of the sa	,				IOVDD>2.7V
						Fsample=44.1KHz,Gain=-2dB
			-78		dB	Fin=1KHz @1Vpp
		_	-/8	_	ав	NO A-wt 20Hz-20KHz
THD+N	G' 1 1 1					IOVDD>2.7V
	Single-ended					Fsample=44.1KHz,Gain=14dB
			-70		dB	Fin=1KHz @160mVpp
		_	-/0	_	aB	NO A-wt 20Hz-20KHz
						IOVDD>2.7V




4 Package Information

4.1 SOP16





5 IC Marking Information



- ① LLLLLLLLL: Production Batch
- ② AD16Nx: Chip Model
- 3 Built-in flash size
 - 0: No Flash Memory
 - 2: 2Mbit Flash
 - 4: 4Mbit Flash
 - 8: 8Mbit Flash
 - 6: 16Mbit Flash
 - 3: 32Mbit Flash



6 Solder-Reflow Condition




Figure 6-1 Classification Reflow Profile

Classification Profiles

Table 6-1

	Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
	Temperature Min (T _{smin})	100 °C	150 °C
Preheat/	Temperature Max (T _{smax})	150 °C	200 ℃
Soak	Time (ts) from (T _{smin} to T _{sma} x)	60-120 seconds	60-180 seconds
Average ra	amp-up rate $(T_{smax} \text{ to } T_p)$	3 °C/second max	3 °C/second max
Liquidous	temperature (T _L)	183 °C	217 ℃
Time (t _L) 1	maintained above T _L	60-150 seconds	60-150 seconds
Peak pack	age body temperature (Tp)	See Table 6-2.	See Table 6-3.
Time within 5°C of actual Peak Temperature (tp)		10-30 seconds	20-40 seconds
Ramp-down rate (T _p to T _L)		6 °C/second max.	6 °C/second max.
Time 25 °	C to peak temperature	6 minutes max.	8 minutes max.

Note 1: All temperatures refer to topside of the package, measured on the package body surface.

Note 2: Time within 5° C of actual peak temperature (tp) specified for the reflow profiles is a "supplier" minimum and "user" maximum.

SnPb - Classification Temperature

Table 6-2

Package	Volume mm ³	Volume mm ³		
Thickness	< 350	≥ 350		
<2.5 mm	240 +0/-5 °C	225 +0/-5 °C		
≥ 2.5 mm	225 +0/-5 °C	225 +0/-5 °C		



Pb-free - Classification Temperature Table 6-3

Package	Volume mm ³	Volume mm ³	Volume mm ³
Thickness	< 350	350 - 2000	> 2000
< 1.6mm	260 ℃	260 ℃	260 °C
1.6 mm - 2.5mm	260 ℃	250 ℃	245 ℃
> 2.5mm	250 °C	245 ℃	245 ℃





7 Revision History

Date	Revision	Description
2022.11.28	V1.0	Initial Release.
2023.03.22	V1.1	Features modification

