AD165C Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: 1.2

Date: 2023.03.22



AD165C Features

CPU

- 32bit DSP
- Maximum speed 160MHz
- Interrupts with 8 priority level

Memory

- OTP
- Optional built-in flash memory

Clocks

- On-chip 16 MHz clock
- On-chip 200KHz lower-temperature-drift clock
- 32.768 KHz crystal oscillator

DSP Audio Processing

- Support MP2, MP3, WMA, WAV decoding
- Multi-band DRC limiter
- Multi-band EQ configuration for voice Effects

Audio Codec

- Two channels 16-bit DAC, single-ended with SNR ≥ 93dB, differential with SNR ≥ 100dB
- One channel 24-bit ADC,SNR ≥ 85dB
- Audio DAC Sampling rates of 8KHz/11.025KHz/16KHz/22.05KHz/24KHz/32KHz/44.1KHz/48KHz/64KHz/88.2KHz/96KHz are supported
- Audio ADC Sampling rates of 8KHz/11.025KHz/16KHz/22.05KHz/24KHz/32KHz/44.1KHz/48KHz are supported
- Audio DAC support single-ended and differential cap-less mode
- Support analog audio input
- Support for driving 16 or 32 ohm speaker

Peripherals

- One full speed USB OTG controller
- One SD host controller for MMC/SD
- Three multi-function 32-bit timers, support capture and PWM mode
- UART0 controller
- The UART1 supports DMA and flow control
- One IIC Master controller
- Two SPI Master / Slaver controller with DMA
- One QDEC interface
- 12-channel 10-bit general purpose ADC
- 4-channel Advance PWM controller
- LCD controller
- 18 Individually programmable and multiplexed GPIO pins
- Digital peripheral crossbar
- Up to 12 external interrupt / wake-up source (low power available, can be multiplexed to any I/O)

PMU

- Built-in lithium battery charging manager,up to 120mA charging current
- RTC Alarm Wakeup
- Less than 2uA soft off current
- VPWR range : 4.5V to 6.0V
- VBAT range : 2.2V to 5.0V
- IOVDD range: 2.1V to 3.6V

Packages

QSOP24

Temperature

- Operating temperature: -40°C to +85°C
- Storage temperature: -65° C to $+150^{\circ}$ C

Applications

- Audio player
- Microcontrollers



1 Block Diagram




Figure 1-1 AD165C Block Diagram



2 Pin Definition

2.1 Pin Assignment




Figure 2-1 AD165C Package Diagram



2.2 Pin Description

Table 2-1 AD165C Pin Description

	Table 2-1 AD103C 1 in Description						
PIN NO.	Name	Туре	Function	Other Function			
1	AVSS	G		Audio ground;			
2	PA0	I/O	GPIO	MICLDO:Microphone linear voltage regulator output; ADC0:ADC Input Channel 0; UART1TXB:Uart1 Data Output(B); PWM0:Timer0 PWM Output; LCD SEG0;			
	DACR	AO		Right channel audio output;			
3	DACL	AO		Left channel audio output;			
3	DACL	AO		AINR:Right channel analog audio input;			
4	PC5	I/O	GPIO	LCD COM0(A);			
5	PC4	I/O	GPIO	AINL:Left channel analog audio input; SFCCS(B):SFC Chip Select(B); SPI0CS(B):SPI0 Chip Select(B); TMR2:Timer2 Clock Input; LCD COM1(A);			
	VCMO	AO		negative of earphone;			
6	PC2	I/O	GPIO	SDCLK(D):SD Clock(D); LCD COM3(A);			
7	PC1	I/O	GPIO	SFCCLK(B):SFC Clk(B); SPI0CLK(B):SPI0 Clk(B); SDCMD(D):SD CMD(D); UART0RXB:Uart0 Data Input(B); ADC12:ADC Input Channel 12; LCD COM4(A);			
8	PC0	I/O	GPIO	SFCDO(B):SFC Data Out(B); SPI0DO(B):SPI0 Data Out(B); SDDAT(D):SD Data(D); UART0TXB:Uart0 Data Output(B); PWM2:Timer2 PWM Output; ADC11:ADC Input Channel 11; LCD SEG26; LCD COM5(A);			
9	IOVDD	PO	Power supply for GPIO	Built-in linear voltage regulator output;			
10	VBAT	P		Battery interface;			
11	VPWR (PP0)	PI (I/O)	GPIO	Charge Power Input; UART1TXA:Uart1 Data Output(A); UART1RXA:Uart1 Data Input(A); CAP1:Timer1 Capture;			



12	VSS	G		System ground;		
				SFCDI(B):SFC Data In(B);		
				SPI0DI(B):SPI0 Data In(B);		
	PC3	I/O	GPIO	SDPG:SD card Power Gate;		
				ADC13:ADC Input Channel 13;		
1.0				LCD COM2(A);		
13				Q-decoder_0;		
				IIC0_SCL(B):IIC0 SCL(B);		
	PB7	I/O	GPIO	ADC9:ADC Input Channel 9;		
				CLKOUT0:Clock Out0;		
				LCD SEG23;		
				ROSCI_32K:32.768KHz crystal oscillator input;		
14	PB9	I/O	GPIO	CLKOUT2:Clock Out2;		
				LCD SEG25;		
				ROSCO_32K:32.768KHz crystal oscillator output;		
				Q-decoder_1;		
15	PB8	I/O	GPIO	IIC0_SDA(B):IIC0 SDA(B);		
13	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1/O	dito	ADC10:ADC Input Channel 10;		
				CLKOUT1:Clock Out1;		
				LCD SEG24;		
16	PB2	I/O	GPIO	ADC6:ADC Input Channel 6;		
10	1 1 1 2	I/O GPIO		LCD SEG18;		
	PB0	I/O	GPIO	ADC5:ADC Input Channel 5;		
	T Bo	LO	GITO	LCD SEG16;		
17				SPI1DO(A):SPI1 Data Out(A);		
1,	UDBDM	I/O	USB Negative Data	IIC0_SDA(A):IIC0 SDA(A);		
	CDBDIN		(pull down)	UART0RXA:Uart0 Data Input(A);		
				ADC15:ADC Input Channel 15;		
				SPI1CLKA:SPI1 Clk(A);		
	USBDP	I/O	USB Positive Data	IIC0_SCL(A):IIC0 SCL(A);		
18			(pull down)	UART0TXA:Uart0 Data Output(A);		
		A		ADC14:ADC Input Channel 14;		
	PA15	I/O	GPIO	PWM1:Timer1 PWM Output;		
				LCD SEG15;		
				ADC4:ADC Input Channel 4;		
19	19 PA10		GPIO	PWMCH1L:Motor PWM Channel1(L);		
				LCD SEG10;		
			GPIO	Long press reset;		
20	PA8	I/O	(pull up)	ADC3:ADC Input Channel 3;		
			QF)	LCD SEG8;		
21	PA6	I/O	GPIO	ADC2:ADC Input Channel 2;		
L	1			LCD SEG6;		



				M_TMR0CK;			
22	PA4	I/O	GPVO.	ADC1:ADC Input Channel 1;			
22	PA4	1/0	GPIO	CAP0:Timer0 Capture;			
				LCD SEG4;			
	23 PA2 I/O GPIO			MICIN1:MIC1 Input Channe;			
23			GPIO	UART1_CTS:Uart1 clear to send;			
				LCD SEG2;			
				MICIN0:MIC0 Input Channe;			
24	DA 1	1/0	CDIO	UART1RXB:Uart1 Data Input(B);			
24	24 PA1 I/O GPIO		GPIO	TMR0:Timer0 Clock Input;			
				LCD SEG1;			

Pin Type	Description	Pin Type	Description
P	Power	I/O	Input or Output
PI	Power Input	I	Input
PO	Power Output	0	Output
AO	Analog Output	G	Ground



3 Electrical Characteristics

3.1 Absolute Maximum Ratings

Table 3-1

Symbol	Parameter	Min	Max	Unit
Topt	Operating temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	5.0	V
VPWR	Charger Voltage	-0.3	6.0	V
$V_{\rm IOVDD}$	Voltage applied at IOVDD	-0.3	3.6	V
$ m V_{GPIO}$	Voltage applied to GPIO	-0.3	IOVDD+0.3	V

Note: The chip can be damaged by any stress in excess of the absolute maximum ratings listed below

3.2 PMU Characteristics

Table 3-2

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
VBAT	Voltage Input	2.2	3.7	5.0	V	"
VPWR	Charger supply Voltage	4.5	5.0	6.0	V	-
IOVDD	Voltage output	2.1	3.0	3.6	V	VBAT = 4.2V, 10mA loading
10 V DD	Loading current			100	mA	IOVDD=3.3V@VBAT = 3.6V
$V_{ m LVD}$	Voltage input	2.1	2.8	2.8	V	Low-Voltage Detection of IOVDD

3.3 Battery Charge

Table 3-3

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V_{PWR}	Charge Input Voltage Range	4.5	5	6.0	V	_
V	Battery Charge Termination Voltage	4.15	4.2	4.25	V	VPWR>4.5V
$ m V_{BATFloat}$	Battery Charge Termination Voltage	4.30	4.35	4.40	V	VPWR>4.65V
I_{BAT}	Fast Charge Current	20	_	120	mA	VBAT=4.0V@VPWR=5.0V
I _{END}	Charge Termination Current Threshold	2	-	12	mA	CHG_IIFULL_S==0,1
V_{Trikl}	Trickle Charge Voltage	_	3.0	_	V	VPWR>4.5V
I_{Trikl}	Trickle Charge Current	2	_	12	mA	$V_{BAT} < V_{Trikl}$



3.4 IO Input/Output Electrical Logical Characteristics

Table 3-4

GPIO input characteristics										
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions				
$ m V_{IL}$	Low-Level Input Voltage	-0.3	-	0.3* IOVDD	V	IOVDD = 3.0V				
$ m V_{IH}$	High-Level Input Voltage	0.7* IOVDD	_	IOVDD+0.3	V	IOVDD = 3.0V				
GPIO output cha	racteristics									
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions				
$ m V_{OL}$	Low-Level Output Voltage	_	_	0.1* IOVDD	V	IOVDD = 3.0V				
$ m V_{OH}$	High-Level Output Voltage	0.9* IOVDD	-	-	V	IOVDD = 3.0V				

3.5 Internal Resistor Characteristics

Table 3-5

Port	Drive Current	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
PA0~PA2,PA4				
PA6,PA8	2mA(HD1,HD0==0,0)		10K	
PA10,PA15	5.6mA(HD1,HD0=0,1)	10K		
PB0,PB2	18mA(HD1,HD0==1,0)			1. PA8 default pull up
PB7~PB9	30mA(HD1,HD0==1,1)			2. USBDM,USBDP default pull down
PC0~PC5				3. Internal pull-up/pull-down
PP0(VPWR)	1.4mA	10K	10K	resistance accuracy ±20%
USBDP	27mA	1.5K	15K	
USBDM	Z/IIIA	180K	15K	



3.6 Audio DAC Characteristics

Table 3-6

Parameter	MODE	Min	Тур	Max	Unit	Test Conditions
Frequency Response		20	_	20K	Hz	
0.4.45.	Diff (R to L)	_	1.5	_	Vrms	
Output Swing	Single-ended	_	750	_	mVrms	1KHz/0dB
THE ALL	Diff (R to L)	_	-80	_	dB	10k ohm loading With A-Weighted Filter
THD+N	Single-ended	_	-80	_	dB	IOVDD>2.7V
CAL	Diff (R to L)	_	100	_ <	dB	
S/N	Single-ended	_	93	4	dB	
	Diff (R to L)	_	100	-	dB	1KHz/-60dB
Dynamic Range	Single-ended	-	93		dB	10k ohm loading With A-Weighted Filter IOVDD>2.7V
Noise Floor	Diff (R to L)	_	13	_	uVrms	With A-Weighted Filter
Noise Floor	Single-ended	_	18	<u></u>	uVrms	IOVDD>2.7V
	Single-ended	X	-93	G	dB	10KHz/0dB 10k ohm loading IOVDD>2.7V
Crosstalk	(R and L) to VCMO	_	-60	-	dB	10KHz/0dB 32 ohm loading IOVDD>2.7V
	(R and L) to VCMO	-	-57	-	dB	10KHz/0dB 16 ohm loading IOVDD>2.7V

3.7 Audio ADC Characteristics

Table 3-7

Parameter	MODE	Min	Тур	Max	Unit	Test Conditions
	Differential	-	88	_	dB dB	Fsample=44.1KHz,Gain=4dB Fin=1KHz @1Vpp
Dynamic Range			00			NO A-wt 20Hz-20KHz IOVDD>2.7V
Dynamic Range		_	83	_		Fsample=44.1KHz,Gain=20dB Fin=1KHz @160mVpp NO A-wt 20Hz-20KHz
						IOVDD>2.7V



						1
		85				Fsample=44.1KHz,Gain=-2dB
			85		dB	Fin=1KHz @1Vpp
		_		_		NO A-wt 20Hz-20KHz
Dynamic Range	Single-ended					IOVDD>2.7V
Dynamic Range	Single-ended					Fsample=44.1KHz,Gain=14dB
					dB	Fin=1KHz @160mVpp
		_	72	_		NO A-wt 20Hz-20KHz
						IOVDD>2.7V
						Fsample=44.1KHz,Gain=4dB
						Fin=1KHz @1Vpp
		_	88	_	dB	NO A-wt 20Hz-20KHz
						IOVDD>2.7V
	Differential					Fsample=44.1KHz,Gain=20dB
		_	80	4	dB	Fin=1KHz @160mVpp
			and a		-	NO A-wt 20Hz-20KHz
S/N				20000		IOVDD>2.7V
				The same		Fsample=44.1KHz,Gain=-2dB
	Single-ended		85		dB	Fin=1KHz @1Vpp
		72			NO A-wt 20Hz-20KHz	
						IOVDD>2.7V
					Fsample=44.1KHz,Gain=14dB	
			70	-4	dB	Fin=1KHz @160mVpp
			72			NO A-wt 20Hz-20KHz
					IOVDD>2.7V	
		-				Fsample=44.1KHz,Gain=4dB
						Fin=1KHz @1Vpp
	1 1	_	-80	_	dB	NO A-wt 20Hz-20KHz
	11111					IOVDD>2.7V
	Differential					Fsample=44.1KHz,Gain=20dB
						Fin=1KHz @160mVpp
			-78	_	dB	
						NO A-wt 20Hz-20KHz
THD+N		THE PERSON NAMED IN COLUMN 1				IOVDD>2.7V
		7				Fsample=44.1KHz,Gain=-2dB
	The state of the s		-78		dB	Fin=1KHz @1Vpp
		_		_		NO A-wt 20Hz-20KHz
	Single-ended					IOVDD>2.7V
	Single chaca					Fsample=44.1KHz,Gain=14dB
		70	70		4D	Fin=1KHz @160mVpp
		_	70	_	dB	NO A-wt 20Hz-20KHz
						IOVDD>2.7V
L	l .		l .			



4 Package Information

4.1 QSOP24





Figure 4-1 AD165C Package



5 IC Marking Information



- 1 LLLLLLLLL: Production Batch
- ② AD16Nx: Chip Model
- 3 Built-in flash size
 - 0: No Flash Memory
 - 2: 2Mbit Flash
 - 4: 4Mbit Flash
 - 8: 8Mbit Flash
 - 6: 16Mbit Flash
 - 3: 32Mbit Flash



6 Solder-Reflow Condition




Figure 6-1 Classification Reflow Profile

Classification Profiles

Table 6-1

	Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
	Temperature Min (T _{smin})	100 °C	150 °C
Preheat/	Temperature Max (T _{smax})	150 °C	200 ℃
Soak	Time (ts) from (T _{smin} to T _{sma} x)	60-120 seconds	60-180 seconds
Average ramp-up rate (T _{smax} to T _p)		3 °C/second max	3 °C/second max
Liquidous temperature (T _L)		183 °C	217 ℃
Time (t _L) maintained above T _L		60-150 seconds	60-150 seconds
Peak package body temperature (Tp)		See Table 6-2.	See Table 6-3.
Time within 5°C of actual Peak Temperature (tp)		10-30 seconds	20-40 seconds
Ramp-down rate (T _p to T _L)		6 °C/second max.	6 °C/second max.
Time 25 ℃ to peak temperature		6 minutes max.	8 minutes max.

Note 1: All temperatures refer to topside of the package, measured on the package body surface.

Note 2: Time within 5℃ of actual peak temperature (tp) specified for the reflow profiles is a "supplier" minimum and "user" maximum.

SnPb - Classification Temperature

Table 6-2

Package	Volume mm ³	Volume mm ³	
Thickness	< 350	≥ 350	
<2.5 mm	240 +0/-5 ℃	225 +0/-5 °C	
≥ 2.5 mm	225 +0/-5 °C	225 +0/-5 °C	



Pb-free - Classification Temperature Table 6-3

Package	Volume mm ³	Volume mm ³	Volume mm ³
Thickness	< 350	350 - 2000	> 2000
< 1.6mm	260 ℃	260 ℃	260 °C
1.6 mm - 2.5mm	260 ℃	250 ℃	245 ℃
> 2.5mm	250 °C	245 ℃	245 ℃





7 Revision History

Date	Revision	Description
2022.09.16	V1.0	Initial Release.
		Update Pin Definition.
2022.11.28	V1.1	Update VPWR,VBAT range.
		Update DAC,ADC Test Conditions.
2023.03.22	V1.2	Features modification

