Skip to content
View Jogesh2001's full-sized avatar
  • Indian Institute of Technology Indore
  • Indore
Block or Report

Block or report Jogesh2001

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. neuron-vivado-FPGA neuron-vivado-FPGA Public

    implementing single neuron(MAC and activation function) on FPGA(Field programmable gate array)

    VHDL 1 1

  2. simple-processor simple-processor Public

    The processor of a computer is usually divided into at least four components, the control unit which performs the fetching the signals, the bus which controls access to the data and address bus, la…

    VHDL 1 1

  3. alu alu Public

    designing a arthimetic logical unit

    VHDL 1

  4. 4-bit-adder 4-bit-adder Public

    creating 4 bit adder using full adder and testing them in vhdl.

    VHDL 1

  5. multiplier multiplier Public

    I tried to implement multiplier in two ways in VHDL.

    VHDL 1

  6. using-files using-files Public

    Taking input from file and storing it in another file

    VHDL 1