

Faculty of Computers and Artificial Intelligence Cairo University



Final Exam

Computer Science / Software Engineering Program:

Course Name: Computer Organization and Architecture

Course Code:

Dr. Amin Allam Instructor(s):

Date:

2 hours **Duration:** 60 marks **Total Marks:**

تعليمات هامة

• حيازة التليفون المحمول مفتوحا داخل لجنة الأمتحان يعتبر حالة غش تستوجب العقاب وإذا كان ضرورى الدخول بالمحمول فيوضع مغلقا في الحقائب

• لا يسمح بدخول سماعة الأذن أو البلوتوث.

• لايسمح بدخول أي كتب أو ملازم أو أوراق داخل اللجنة والمخالفة تعتبر حالة غش.

Exam consists of 40 multiple-choice questions in 6 pages. Each question weights 1.5 marks.

Record in the bubble sheet exactly ONE answer for each question.

 \Rightarrow A 4 × 1 multiplexer with selection inputs S_1 and S_0 selects input 0 when $S_1S_0=00$, selects input 1 when $S_1S_0 = 01$, selects input 2 when $S_1S_0 = 10$, and selects input 3 when $S_1S_0 = 11$.

For questions 1 to 6, consider an electronic circuit which has:

• Inputs: S_1 , S_0 , C_0 , the signed binary integer $F = F_1 F_0$, and the signed binary integer $G = G_1 G_0$.

• output: the signed binary integer $V = V_1 V_0$. (All signed integers are in the 2's complement form). The circuit consists of the following items:

• A 4 × 1 multiplexer with selection inputs S_1 , S_0 , and 4 inputs: Q_0 , Q_1 , Q_2 , Q_3 , and output: M_0 .


• Another 4×1 multiplexer with selection inputs S_1 , S_0 , and 4 inputs: R_0 , R_1 , R_2 , R_3 , and output: M_1 .

• A full-adder with inputs: F_0 , M_0 , C_0 and outputs: C_1 (carry), V_0 (sum).

• Another full-adder with inputs: F_1 , M_1 , C_1 and outputs: C_2 (carry), V_1 (sum).

• G_0 is connected to Q_0 . • G_1 is connected to R_0 . • G_0 is connected to Q_1 . • G_1 is connected to R_1 .

Logic 0 is connected to both Q₂ and R₂.
 Logic 1 is connected to both Q₃ and R₃.



5 After $S_1 = 1$, $S_0 = 1$, $C_0 = 0$, the output V will equal to: A F + G B F - G C F + 1 F - 1 E F

After $S_1 = 1$, $S_0 = 1$, $C_0 = 1$, the output V will equal to:

AF+G BF-G CF+1 DF-1

BBBCC Page 1 of 6 N P P 2.42.4 5 L

The outputs of 32 registers are connected to the inputs of a bus. Each register stores 128 bits bus selects the outputs of one of the input registers according to the selection inputs of the bus. The must have the following number of selection inputs: A 4 B 5 7 D 32 E 128	_Tie b
The outputs of 32 registers are connected to the inputs of a bus. Each register stores 7 bits. The selects the outputs of one of the input registers according to the selection inputs of the bus. The bus have the following number of multiplexers: A 4 B 5 7 D 32 E 128	
9 A memory unit contains 1024 words. Each word is 32 bits. The number of input address line this memory unit is: A 5 10 C 11 D 16 E 32	es t
10 A memory unit contains 1024 words. Each word is 16 bits. The number of data output lines of this memory unit is: A 5 B 10 C 11 16 E 32	ut o
After applying logical shift right to a 6-bit register containing the binary number 101100 it become 010110 B 110110 C 011001 D 011000 E 111100	nes
Comparing two numbers to know whether they are equal or not equal, can be done by: A bitwise complement B bitwise and C bitwise or bitwise xor E arithmetic shift	
Consider the ADD instruction which increases the value of the accumulator register by the value at the effective address. If the instruction uses indirect addressing and it contains the address 10 in its address field. The memory word at address 10 contains the value 30, and the memory word address 30 contains the value 45. After the instruction is executed, the accumulator register increases to A 10 B 30 C 40 45 E 75	ess l at
Consider the ADD instruction which increases the value of the accumulator register by the value at the effective address. If the instruction uses direct addressing and it contains the address 10 its address field. The memory word at address 10 contains the value 30 and the memory word at address 30 contains the value 45. After the instruction is executed, the accumulator register increases by: A 10 30 C 40 D 45 E 75	in
The following register contains the instruction that is being executed: A Program counter B Accumulator Instruction register D Input register E Data register	ter
16 Assume that 4 clock cycles are required on average to execute any instruction. The time required to execute a program containing 10,000 instructions on a computer with a clock rate of 5,000,000 clocycles per second is:	
A 0.002 seconds 0.008 seconds C 125 seconds D 250 seconds E 2000 seconds	

⇒ For questions 17 to 20, consider the following control memory of a microprogrammed control unit. Each line represents a microinstruction stored in the control memory.

Microinstruction	Label	Microoperations	Condition	Branch	Address
0	ADD:	NOP	I	CALL	UNDROT
1		READ	U	JMP	NEXT
2		ADD	U	JMP	FETCH
3	INDRCT:	READ	U	JMP	NEXT
4		DRTAR	U	RET	
5	FETCH:	PCTAR	U	JMP	NEXT
6		READ, INCPC	U	JMP	NEXT
7		DRTAR	U	MAP	

17		After mici	roinstru	action 0 is	executed,	the following microinstruction	will be executed:
A	1	B 2	3	D 1 or 3	B E unk	nown	

18 After microinstruction 2 is executed, the following microinstruction will be executed:


A 0 B 3 5 D 3 or 5 E unknown

After microinstruction 7 is executed, the following microinstruction will be executed:

A 0 B 4 C 5 D 0 or 4 Unknown

The following sequence of microinstruction execution is possible:

A 0,1,2,0 B 0,1,2,3 C 0,3,4,0 0,3,4,1 E 0,3,4,5



Add In A E Reach I A E

For questions 25 to 30, consider a three-segment instruction pipeline I, A, E described as follows. The addressing mode used for the Branch instruction is the register indirect mode:

dr	essing mode used for the Branch instr	uction is the register indirect mod	e:
	Load/Store	Add	Branch
		h and decode the instruction	
	Evaluate effective address	Perform the addition	Evaluate branch address
	Transfer operand from/to memory	Put result in destination register	Put branch address in PC
10	The sequence of instructions: (1) Lowing pipeline difficulty: Resource conflict Data dependent		
_	The pipeline difficulty in the sequence Load R1 (2) Load R2 (3) R3←R1+		v:
A	Adding a no-operation instruction bet Adding a no-operation instruction bet Adding a no-operation instruction bet	ween instructions 1 and 2 B Sw ween instructions 2 and 3 D Sw	vapping instructions 2 and 3 vapping instructions 3 and 4
(1) clo	After solving the pipeline difficult Load R1 (2) Load R2 (3) R3←R1+ck cycles to be executed: 4 B 5 C 6 7 E 12		
ins numer the	After solving the pipeline difficult tructions, such that the resulting pipel mber of clock cycles: (1) Load R1 (2) following number of clock cycles to 5 B 6 C 7 8 E 12	ine of the following instruction sequence (3) R2←R1+8 (3) Branch R2 (4) Following instruction sequence (4) Following inst	uence requires the minimum R3←R2+8, they will require
ins mi thi	After solving the pipeline difficul structions, such that the resulting nimum number of clock cycles: (1) rd instruction will be: Load R1 B R2←R1+8 Bran	oppeline of the following instruction Load R1 (2) R2←R1+8 (3) Branch	tion sequence requires the nch R2 (4) R3 \(-\text{R2+8} \), the
in:	After solving the pipeline difficul structions, such that the resulting inimum number of clock cycles: (1 urth instruction will be:	ties by inserting no-operation inserpipeline of the following instruction in the load R1 (2) R2←R1+8 (3) Bra	tructions and/or rearranging tion sequence requires the nch R2 (4) R3←R2+8, the
A	Load R1 BR2 C Bran	nch R2	peration
	V, M	1	
	Mul	MA	
	1	,	Page 5 of 6

Ocated at the effective address. If the instruction uses register addressing moregister R1 in its address field. The register R1 contains the value 10. The mem contains the value 30, and the memory word at address 30 contains the value 45. executed, the accumulator register increases by: 10 B 30 C 40 D 45 E 75	ode and it contains the lory word at address 10
32 Consider the ADD instruction which increases the value of the accumulated located at the effective address. If the instruction uses register indirect addressing the register R1 in its address field. The register R1 contains the value 10. The man 10 contains the value 30, and the memory word at address 30 contains the value 4	ng mode and it contains nemory word at address
is executed, the accumulator register increases by: A 10 30 C 40 D 45 E 75	Push MIAD
Let M[X]=the integer value at memory address X. Consider zero-address ins (1) Push X: pushes M[X] to stack. (2) Pop X: pops the top stack element to M[X (3) Add: pops the two elements on the top of the stack and pushes their sum. The minimum number of such instructions that compute M[X]=M[A]+M[B]+M[A] B 4 5 D 6 E 7 Let M[X]=the integer value at memory address X. Consider one-address instruction to Acc. (3) Add X: increase The minimum number of such instructions that compute M[X]=M[A]+M[B]+M[A] A C C D 6 E 7 35 The following event should cause an internal interrupt: A keyboard moved a character to input register B printer ready to take character with the compute of the stack and pushes their sum. The minimum number of such instructions that compute M[X]=M[A]+M[B]+M[B]+M[C] The following event should cause an internal interrupt: A keyboard moved a character to input register B printer ready to take character with the last operation: A took a zero operand B result was zero C was no-operation instruction took no operands compared two different integers	tructions: Pu C] is: AC > MFA) ructions: S AC by M[X]. C] is: H[T]
A large number of instructions B variable-length instruction format D large variety of addressing modes E small size of control memory	dwired control unit
38 The following step is not required in multiplication of floating point numbers A check for zeros B add the exponents align the mantissas D multip E normalize the product	
39 The following associative memory word matches Argument=10 x10011 and 1 10010111 B 11100111 C 11110111 D 10111111 E 11111111	Key=11011000:
40 A main memory contains 2^{15} words. Each word is 9 bits. A direct mapping of 64 words. The value at address $(34567)_8$ in main memory (8 means octal number following address in the cache memory: A $(34)_8$ B $(345)_8$ C $(456)_8$ (567) ₈ E $(67)_8$	
[2021/2022] [Dr. Amin Allam] [End of exam]	Page 6 of 6