

## Accumulator Operations

Accombidion Operations								
Instruction	Code	Function						
XRA A	AF	Clear A and Clear Carry						
CMA	2F	Complement Accumulator						
ORA A	В7	Clear Carry						
CMC	3F	Complement Carry						
STC	37	Set Carry						
RLC	7	Rotate Left, MSB=CY						
RRC	0F	Rotate Right, LSB=>CY						
RAL	17	Rotate Ledt Thru Carry						
RAR	1F	Rotate Right Thru Carry						

#### After RIM:

		SID	I7.5	I6.5	I5.5	ΙE	M7.5	M6.5	M5.5
--	--	-----	------	------	------	----	------	------	------

SID = Serial In Data Ix.5 = Interrupt Pending

IE = Interrupt Enable Flag

Mx.5 = Interrupt Masks for external lines

### Before SIM:

SOD	SOE	 R7.5	MSE	M7.5	M6.5	M5.5

SOD = Serial Out Data


SOE = Serial Out Enable (enable SOD output) R7.5= Reset (clear) RST 7.5 Interrupt

MSE = Mask Set Enable (1 to set new masks) Mx.5= New RSTx.5 Mask Setting (1 to enable)

Note: RST5.5, RST6.5, RST7.5 are masked by default. Masks must be cleared before use.

Visit http://saundby.com/ for more 8085 info.

# Intel 8085 Reference Card



## Register Organization

	3			
A(8) F(8) PSW(16)	B(8)	C(8) B/C(16)		
Flags	D(8)	E(8) D/E(16)		
S Z [uij AC - P [vij C	H(8)	L(8) H/L(16)		
Sign Zero [UI] Carry arrity [V]	Program Counter PC (16)			
* 17 D Y 10	Stack Pointer	SP (16)		
₹				

Note: [ ]=Undocumented/80C85B only

	<u>Dat</u>	a Tra	nsfer	Ins	tru	ctior	n Group
MOV	A, A A, B A, C A, D A, E A, H A, L A, M	7F 78 79 7A 7B 7C 7D 7E	MOV	E, E, E, E, E,	A B C D E H L	5F 58 59 5A 5B 5C 5D 5E	MVI A, b 3E B, b 06 C, b 0E D, b 16 E, b 1E H, b 26 L, b 2E M, b 36
MOV	B, A B, B B, C B, D B, E B, H B, L B, M	47 40 41 42 43 44 45 46	MOV	H, H, H, H, H,	A B C D E H L	67 60 61 62 63 64 65 66	XCHG EB  LXI B, d 01     D, d 11     H, d 21     SP, d 31  Load/Store LDAX B 0A LDAX D 1A
MOV	C, A C, B C, C C, D C, E C, H C, L	4F 48 49 4A 4B 4C 4D 4E	MOV	L, L, L, L, L,	A B C D E H L M	6F 68 69 6A 6B 6C 6D	LHLD a 2A LDA a 3A [LHLX] [ED] STAX B 02 STAX D 12 SHLD a 22 STA a 32 [SHLX] [D9]
MOV	D, A D, B D, C D, D D, E D, H	57 50 51 52 53 54	MOV	M, M, M, M,	A B C D E H	77 70 71 72 73 73	arguments: b = byte data d = 16b data a = 16b address flags: * = affects all

75

† = carry only

† = all but


carry

D. - 1 55

D, M 56

<u>A</u>	rithn	netic &	Logi	cal I	nstruct	tion C	rou	р
ADD*	A B C D E H L	87 80 81 82 83 84 85	INR†	A B C D E H L	3C 04 0C 14 1C 24 2C 34	ORA*	A B C D E H L	B7 B0 B1 B2 B3 B4 B5 B6
ADC*	A B C D E H L M	8F 88 89 8A 8B 8C 8D 8E	DCR <sup>‡</sup>	A B C D E H L	3D 05 0D 15 1D 25 2D 35	CMP*	A B C D E H L	BF B8 B9 BA BB BC BD BE
SUB*	A B C D E H L M	97 90 91 92 93 94 95	ANA*	A B C D E H L	A7 A0 A1 A2 A3 A4 A5 A6	16 Bi	B D H SP B D	09 19 29 39 03 13 23
SBB*	A B C D E H L	9F 98 99 9A 9B 9C 9D 9E	XRA*	A B C D E H L	AF A8 A9 AA AB AC AD AE	DCX  [DSUE Arith & continu	Logic	33 0B 1B 2B 3B [08]

Arith & I	<u>.ogic</u>	_	tac			_	ran	<u>ch</u>
Rotate RLC† RRC† RAL†	07 0F 17	PUSH	B D H PSV		C5 D5 E5 F5	Jump JNZ JZ	a a a	C3 C2 CA
RAR† [AHRL]	1F [10]	POP	B D		C1 D1	JC JNC	a a	D2 DA
Immediate ADI b ACI b SUI b	C6 CE D6	XTHL SPHL	H PSV	<b>V</b> *	E1 F1 E3 F9	JPO JPE JP JM PCHL	a a a	E2 EA F2 FA E9
SBI b ANI b XRI b	DE E6 FF	<u><b>B</b></u> Resta	ran ırt	<u>ch</u>		[JNU]		[DD] [FD]
ORI b CPI b [LDHI b]	F6 FE [28] [38]	RST RST RST RST RST	0 1 2 3 4		C7 CF D7 DF F7	Call CALL CNZ CZ	a a a	CD C4 CC
Specials DAA* CMA STC† CMC†	27 2F 37 3F	RST RST RST [RST	5 6 7 V]	-	EF F7 FF CB]	CNC CC CPO CPE CP	a a a a	D4 DC E4 EC
	ontrol D3 DB	Resta RST RST RST RST	<u>rt \</u> 0 1 2 3	00 00	tor 00H 08H 10H 18H	CM Retur	a	FC C9
RIM SIM	20 30	RST TRAP	4	00 00	20H 24H	RNZ RZ RNC		C0 C8 D0
Control DI EI NOP HLT	F3 FB 00 76	RST RST 6 RST	5 6 5.5 5.5 7	00 00 00	28H 2CH 30H 34H 38H	RC RPO RPE RP RM		D8 E0 E8 F0 F8



<u>Branch</u>

a

а C2

a

a D2

а DA

а E2

а EΑ

a

a

a

a

a D4

a

а

a EC

a

C3

CA

F2

FΑ

E9

[DD]

[FD]

CD

C4

CC

DC

E4

F4

FC а

C9

C0

C8

DΘ

D8

E0

E8

F0

F8