
Hardware Design Issues

Custom Single-Purpose Processor - Hardware

Combinational and Sequential logic

Combinational circuit is a type of logic circuit whose output is a function of only the present input.





Sequential logic is a type of logic circuit whose output depends not only on the present value of its input signals but on the sequence of past inputs, the input history as well.

Combinational and Sequential logic

Transistor:

- ❖ The basic electrical component in digital systems.
- ❖ Acts as an on/off switch.
- ❖ Voltage at "gate" controls whether current flows from source to drain.
- ❖ Don't confuse this "gate" with a logic gate.







CMOS transistor implementations


Complementary Metal Oxide Semiconductor:


- ❖ We refer to logic levels
 - ❖ Typically 0 is 0V, 1 is 5V
- Two basic CMOS types
 - ❖ nMOS conducts if gate=1
 - ❖ pMOS conducts if gate=0
 - ❖ Hence "complementary"
- Basic gates
 - ❖ Inverter, NAND, NOR





Basic logic gates





	0	1
	1	0
_		

F	= X'	
In	vert	er

$$F = (x y)'$$

X	V	F
0	Ò	1
0	1	1
1	0	1
1	1	0

$$F = (x+y)'$$

Х	٧	F
0	Ò	1
0	1	0

U	J	1
0	1	0
1	0	0
1	1	0

Χ	V	F
0	Ô	1
0	1	0
1	0	0
1	1	1


Combinational logic design

A) Problem description

y is 1 if a is to 1, or b and c are 1.

z is 1 if b or c is to 1, but not both, or if all are 1.

D) Minimized output equations



y = a + bc

z = ab + b'c + bc'


B) Truth table

	Inputs	Out	outs	
а	b	С	У	Z
0	0	0	0	0
0	0	1	0	1
0	1 0		0	1
0	1	1	1	0
1	0	0	1	0
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1


C) Output equations

y = a'bc + ab'c' + ab'c + abc' + abc

z = a'b'c + a'bc' + ab'c + abc' + abc




Combinational components



With enable input $e \rightarrow all$ With carry-in input $Ci \rightarrow$ Sum = A + B + Ci May have status outputs carry, zero, etc.


Sequential components




Sequential logic design

A) Problem Description

You want to construct a clock divider. Slow down your pre-existing clock so that you output a 1 for every four clock cycles







ט	Joiale	: Iable	: (10100	ore-typ	ic j				
Inputs Outputs									
Q1	Q0	а	l1	10	Х				
0	0	0	0	0	0				
0	0	1	0	1	0				
0	1	0	0	1	0				
0	1	1	1	0	U				
1	0	0	1	0	0				
1	0	1	1	1					
1	1	0	1	1	1				
1	1	1	0	0	1				

Given this implementation model


Sequential logic design quickly reduces to combinational logic design


Sequential logic design (cont.)





Custom single-purpose processor basic model






a view inside the controller and datapath


Example: greatest common divisor

- First create algorithm
- Convert algorithm to "complex" state machine
 - Known as FSMD: finite-state machine with datapath
 - Can use templates to perform such conversion



(b) desired functionality

```
0: int x, y;
1: while (1) {
2:    while (!go_i);
3:    x = x_i;
4:    y = y_i;
5:    while (x != y) {
6:        if (x < y)
7:        y = y - x;
        else
8:        x = x - y;
    }
9:    d_o = x;
}</pre>
```




(c) state diagram

State diagram templates

Assignment statement

a = b
next
statement




Loop statement

while (cond) {
loop-body-


statements

next statement




Branch statement


if (c1)
 c1 stmts
else if c2
 c2 stmts
else
 other statements
next statement




Creating the datapath


- Create a register for any declared variable
- Create a functional unit for each arithmetic operation
- Connect the ports, registers and functional units
 - ❖ Based on reads and writes
 - Use multiplexors for multiple sources
- Create unique identifier
 - for each datapath component control input and output






Creating the controller's FSM






- Same structure as FSMD
- Replace complex actions/conditions with datapath configurations



Splitting into a controller and datapath




Controller state table for the GCD example

			Inputs								Outputs				
Q3	Q2	Q1	Q0	x_neq_ y	x_lt_y	go_i	13	12	I1	10	x_sel	y_sel	x_ld	y_l d	d_ld
0	0	0	0	*	*	*	0	0	0	1	Х	Х	0	0	0
0	0	0	1	*	*	0	0	0	1	0	Х	Х	0	0	0
0	0	0	1	*	*	1	0	0	1	1	Х	Х	0	0	0
0	0	1	0	*	*	*	0	0	0	1	Х	Х	0	0	0
0	0	1	1	*	*	*	0	1	0	0	0	X	1	0	0
0	1	0	0	*	*	*	0	1	0	1	X	0	0	1	0
0	1	0	1	0	*	*	1	0	1	1	Х	X	0	0	0
0	1	0	1	1	*	*	0	1	1	0	Х	X	0	0	0
0	1	1	0	*	0	*	1	0	0	0	Х	Х	0	0	0
0	1	1	0	*	1	*	0	1	1	1	Х	Х	0	0	0
0	1	1	1	*	*	*	1	0	0	1	X	1	0	1	0
1	0	0	0	*	*	*	1	0	0	1	1	X	1	0	0
1	0	0	1	*	*	*	1	0	1	0	Х	X	0	0	0
1	0	1	0	*	*	*	0	1	0	1	Х	X	0	0	0
1	0	1	1	*	*	*	1	1	0	0	X	X	0	0	1
1	1	0	0	*	*	*	0	0	0	0	Х	X	0	0	0
1	1	0	1	*	*	*	0	0	0	0	X	X	0	0	0
1	1	1	0	*	*	*	0	0	0	0	X	X	0	0	0
1	1	1	1	*	*	*	0	0	0	0	X	X	0	0	0

Completing the GCD custom singlepurpose processor design


- We finished the datapath
- We have a state table for the next state and control logic
 - ❖ All that's left is combinational logic design
- ❖ This is *not* an optimized design, but we see the basic steps




a view inside the controller and datapath


RT-level custom single-purpose processor design

- ❖ We often start with a state machine
 - * Rather than algorithm
 - Cycle timing often too central to functionality
- Example
 - ❖ Bus bridge that converts 4-bit bus to 8-bit bus
 - ❖ Start with FSMD
 - Known as register-transfer (RT) level
 - * Exercise: complete the design





RT-level custom single-purpose processor design (cont')



Optimizing single-purpose processors

Optimization is the task of making design metric values the best possible

- Optimization opportunities
 - original program
 - **❖**FSMD
 - datapath
 - **❖**FSM

Optimizing the original program

- Analyze program attributes and look for areas of possible improvement
 - number of computations
 - size of variable
 - time and space complexity
 - operations used
 - multiplication and division very expensive

Optimizing the original program (contd)

original program

```
0: int x, y;
1: while (1) {
2: while (!go_i);
3: x = x i;
4: y = y i;
5: while (x != y) {
                                     replace the subtraction
      if (x < y)
                                    operation(s) with modulo
7:
       y = y - x;
                                   operation in order to speed
      else
                                            up program
8:
       x = x - y;
9: d \circ = x;
```

GCD(42, 8) - 9 iterations to complete the loop x and y values evaluated as follows: (42, 8), (34, 8), (26,8), (18,8), (10, 8), (2,8), (2,6), (2,4), (2,2).

optimized program


```
0: int x, y, r;
 1: while (1) {
 2: while (!go i);
     // x must be the larger number
 3: if (x i >= y i) {
       x=x i;
       y=y_i;
 6: else {
 7:
       x=y_i;
       y=x i;
 9: while (y != 0) {
       r = x \% y;
13: d \circ = x;
```

GCD(42,8) - 3 iterations to complete the loop x and y values evaluated as follows: (42, 8), (8,2), (2,0)

Optimizing the FSMD

- Areas of possible improvements
 - merge states
 - states with constants on transitions can be eliminated, transition taken is already known
 - states with independent operations can be merged
 - separate states
 - states which require complex operations (a*b*c*d) can be broken into smaller states to reduce hardware size
 - scheduling

Optimizing the FSMD (cont.)



original FSMD

eliminate state 1 – transitions have constant values

merge state 2 and state 2J – no loop operation in between them


merge state 3 and state 4 – assignment operations are independent of one another

merge state 5 and state 6 – transitions from state 6 can be done in state 5

eliminate state 5J and 6J – transitions from each state can be done from state 7 and state 8, respectively

eliminate state 1-J – transition from state 1-J can be done directly from state 9

optimized FSMD



Optimizing the datapath

- Sharing of functional units
 - one-to-one mapping, as done previously, is not necessary
 - if same operation occurs in different states, they can share a single functional unit
- Multi-functional units
 - ALUs support a variety of operations, it can be shared among operations occurring in different states

Optimizing the FSM

State minimization

task of merging equivalent states into a single state

state equivalent if for all possible input combinations the two states generate the same outputs and transitions to the next same state