
## Microcontrollers

## Introduction

#### Microprocessor



#### Microcontroller

CPU	RAM	ROM
I/o port	Timer	Serial COM port

#### Microprocessor

inefficient.

# It has just processor. Memory and I/O components has to be connected externally.

Cost of entire system is low.

Due to external components, the entire power consumption is high. Hence it is not suitable to be used with devices running on stored power like batteries.

Cannot be used in compact systems and hence

## Microcontroller

It has processor along with internal memory and I/O components.

Cost of entire system increases.

Can be used in compact systems and hence it is an efficient technique.

Since external components are low, total power consumption is less and can be used with devices running on stored power like batteries.

## Introduction Contd...

# Microprocessor

It has less number of registers, hence more operations are memory based.

saving features.

It is based on Von Neumann Architecture.

It is mainly used in Personal Computer.

Since memory and i/o components are all external, each instruction will need external operation, hence it is relatively slower.

Most of the processors do not have power

Microcontroller It has more number of registers, hence the

programs are easier to write. It is based on Harvard Architecture.

It is mainly used in washing machine, mp3 players. Since components are internal, most of the

operations are internal instructions, hence the speed is fast. Most of the microcontroller have power saving modes idle mode and power saving mode. This helps to reduce power consumption even further.

# Intel Microcontroller Family

- ❖ 1976 1<sup>st</sup> Microcontroller by Intel 8048.
- **4** 1980 8051, 8052, 8031
- ❖ 8051 is a Harvard architecture, CISC instruction set, single chip microcontroller which was developed by Intel in 1980 for the use of Embedded System.
- ❖ It has 128 bytes of RAM(Data Memory), 4K bytes of on-chip ROM(Program Memory), 2 timers, one serial port, and 4 ports(each 8-bit wide) all on a single chip.
- \* 8-bit processor employs that cpu can work with only 8-bit of data at a time.
- ❖ Larger data has to be broken into 8-bit pieces to be processed by the CPU.
- ❖ It has 4 I/O ports, each 8-bit wide.

# Intel Microcontroller Family

#### 8031

- **❖** ROM less 8051.
- ❖ To use 8031 we should add external ROM to it.
- ❖ Maximum size of ROM is 64 Kb.
- Adding of external ROM to 8031 we loose two ports and leave only two ports for I/O operations.

#### 8052

All the standard features of 8051 plus 128 bytes of RAM plus an extra timer which means

- ❖ 256 bytes of RAM
- 4 timer
- $\bullet$  8 kb of ROM
- ❖ 8 interrupts sources


All programs that are written in 8051 will run on 8052 but reverse is not true.

## Intel Microcontroller Family

### Why 8051 Microcontroller?

- Very versatile featuring powerful processor supports bit manipulation instructions for real time industrial control application.
- It handles interrupts.
- ❖ These interrupts have two priority level and each is allocated fixed 8 bytes of code supports CAN, USB, SPI, TCP/IP Interfaces, ADC, DAC, LCD controller and number of I/O ports.
- **\Low cost.**

## Architecture



## Architecture

## RAM:

- ❖ Volatile
- ❖ 128 bytes of internal RAM is divided into 32 working registers.
- This 32 working registers are divided into 4 register banks like Bank 0, Bank 1, Bank 2, Bank 3.
- Each bank register has 8 registers (R0-R7)

## **Serial Port:**


❖ TXD, RXD: Receive and transmit serial data.

## ROM:

- ❖ Non volatile
- ❖ A code of 4K memory is on chip ROM.

## Programming in Assembly Language

Assembling and running an 8051 program.



# Commonly Used Data types

❖ Data Types DB: Defined byte is used to define 8-bit data.

❖ For example data1: DB 38 ; decimal data

data2 : db 01000100B ; Binary

ORG specifies where your program starts.

❖ EQU(Equate): to define a constant without occupying a memory location. data: EQU 43H

\* END: indicate to the assembler the end of the source(.asm) file.

## Addressing Modes:

Direct Addressing: MOV A, 07h

Content of RAM address 07H is copied into Accumulator.

Indirect Addressing: MOV A, @R0

Copy the content of memory location whose address is given in R0 register.

Register Addressing: MOV A, RO

Copy the content of R0 register into Accumulator.

Immediate Addressing: MOV RO, #55H

Copy the immediate data 55h provided in instruction into R0 register.

Index Addressing:

MOV DPTR, #25F5H(Index Register)

MOV A,#00h (Base Register)

MOVCA, @A+DPTR

here 'C' means Code. Here the content of A register is added with content of DPTR and the resultant is the address of memory location from where the data is copied to A register.

#### **Arithmetic Instructions:**

ADD A,<LOC>

SUBB A,<LOC>

INC A

DEC A

MULAB; A\*B => Higher byte in B and Lower byte in A.

DIV AB; A=A/B => Quotient is stored in A, and Remainder in B.

DA;

MOV A, #47H ; A=47H

MOV B, #25H ; B=25H

ADD A, B ; A=6CH

DA ; A=72H

### Logical Instructions

ANL A, #0FH

ORL A, #30H

XRL A, #78H

**CPLA** 

CJNE A, #99H, NEXT(Compare and Jump if not equal)

RR A, #36H; A=36H after Rotate A=1B

RLA, #72H; A=72H after Rotate A=EA

MOV A,#26H

RRC A ; A=13H CY=0

MOV A, #15H

RLC A ; A=2A CY=0

MOV A, #72H

SWAP A ; A=27H

#### Program Control Transfer Instructions:

#### **Unconditional:**

SJMP: Short Jump, Destination address= offset to the current pc

Value.(2 byte instruction) 00-FF

LMP: Long Jump(3 byte instruction)

1<sup>st</sup> byte opcode + 2<sup>nd</sup> byte first 8-bit address + 3<sup>rd</sup> byte second 8-bit address.

2-byte target address allows a jump to any memory location from 0000H to FFFFH.

#### AJMP:

2 byte long with 11-bit constant(3-bits of opcode)

11-bits are substituted at the lower 11-bit of pc with 5 bit of pc unchanged.

## Conditional Jump:

Instruction	Operation
JZ	Jump if A=0
JNZ	Jump if A not equal to 0
DJNZ	Decrement if register not equal to zero.
CJNE A, #Data, Location	Jump if A not equal to Data
JC	Jump if cy=1
JNC	Jump if cy=0
JB	Jump if bit=1
JNB	Jump if bit=0
JBC	Jump if bit=1 and clear bit

Subroutine call and return instructions:

ACALL - 2 byte instruction

uses 11-bit address. The subroutine must be within the same 2K block size.

LCALL - 3 byte instruction

A15-0: 1<sup>st</sup> byte opcode and 2<sup>nd</sup> byte address 1<sup>st</sup> 8-bit address and 3<sup>rd</sup> byte 2<sup>nd</sup> 8-bit address.

**RET** and **RETI**:

RET: Return from subroutine, pop the return address from the stack and continue execution from here.

RETI: Return from ISR. Pop the return address from the stack.

## Programming in Assembly Language

#### **Program Counter(PC)**

❖ 16-bit register holding the address of code memory to be fetched Integral part of cpu and hidden from programmer.

#### Stack Pointer(SP)

❖8-bit register holding the current address of the stack memory.

Bank Register(RO-R7)

❖ Located in the lower 32 bytes of internal ROM.

\* RSO and RS1 selects one of the 4 banks by PSW register.

## Programming in Assembly Language

### Special function registers

### Cpu register

Accumulator (ACC)

Bit addressable register

ACC.7 ACC.6 ----- ACC.0

❖ B register

Acts as an operand in multiply and division operations.

Stores REM and MSB in div and multiply.


Also used as GPR for programming.

Data Pointer(DPTR) :combination of two 8-bit register.

Holds 16-bit memory address of external memory to be read/written.

DPH and DPL can be used as 2 independent GPR for application program.

# Pin Diagram



# Programming in Assembly Language Program status word (PSW).

_									-
	CY	AC	FO	RS1	RS0	OV		P	
CY	PSW	7.7	Carry flag.			A carry from D3 to D4			D4
AC	PSW	7.6	Auxiliary carry flag.			Carry	out fro	m the d	l7 bit
PSW.5 Available to the user for general purpose									
RS	1 PSV	V.4	Register Bank selector bit 1.						
RS	0 PSV	V.3	Register Bank selector bit 0.						
QV	PSV	V.2	Overflow flag. Reflect the number of 1s			1.0			
<u>_</u>	/PSW	V.1	User de	finable		n regist		1001 01	15
P	PSV	V.0	Parity flag. Set/cleared by hardware each instruction cycle to indicate an odd/even number of 1 bits in the accumulator.						

RS1	RS0	Register Bank	Address
0	0	0	00H - 07H
0	1	1	08H - 0FH
1	O	2	10H – 17H
1	1	3	18H – 1FH

# Transfer word "POKHARA" from ROM to RAM

Write an assembly language to transfer a word "pokhara" stored in ROM storing at location 250H to RAM starting at location 50H onwards.

ORG OOOOH

MOV DPTR,#250H

MOV R7, #07H

MOVR1,#50H

;access the upper memory

B1: CLR A

MOVC A,@A+DPTR

MOV @R1,A

INC DPTR

INC<sub>R1</sub>

DJNZ R7, B1

**END** 

**ORG 250H** 

MYDATA: DB "POKHARA"

**END** 

# A Simple Interfacing example with 7 Segment Display

```
org 0000h
                                                                         acall delay
                                                                          mov a,#07h
            mov a,#3fh
again:
            acall prt
                                                                          acall prt
            acall delay
                                                                         acall delay
            mov a,#06h
                                                                           mov a,#7fh
            acall prt
                                                                         acall prt
                                                                         acall delay
            acall delay
            mov a,#5bh
                                                                         mov a,#6fh
            acall prt
                                                                         acall prt
            acall delay
                                                                         acall delay
            mov a,#4fh
                                                                          sjmp again
            acall prt
                                                            prt:
                                                                          mov p1,a
            acall delay
                                                                           ret
            mov a,#66h
            acall prt
            acall delay
                                                             delay:
                                                                     mov r3,#20
            mov a,#6dh
                                                            here 2: mov r4,#30
            acall prt
                                                                     djnz r4, here
                                                            here:
                                                                     djnz r3, here2
            acall delay
              mov a,#7dh
                                                                     ret
```

end

acall nrt

# A Simple Interfacing example with 7 Segment Display 2 digit display

**ORG 0000H** 

MOV R7,#09H

MOV R6,#09H

**MOV R0,#00H** 

MOV R1,#00H

AGAIN: MOV DPTR,#0300h

**ACALL display** 

MOV P2,A

**ACALL display** 

MOV P3,A

**ACALL** delay

**SECOND: INC DPTR** 

**ACALL display** 

MOV P3,A

DEC R7

**DJNZ R7,SECOND** 

ONE: MOV DPTR,#0300h

SJMP HERE

TWO: INC R1

MOV A,R1

MOV RO,A

**ACALL** display

**MOV P2,A** 

MOV DPTR,#0300h

**ACALLL DISPLAY** 

MOV P3,A

DEC R6

DJNZ R6, SECOND

SJMP AGAIN

HERE: INC DPTR

**MOV A,R1** 

**MOV RO,A** 

**DJNZ RO, HERE** 

SJMP TWO

display: CLR A

MOVC A, @A+DPTR

RET

delay: MOV R3,#20

delay2: MOV R4,#30

delay1: DJNZ R4, DELAY1

DJNZ R3, DELAY2

**RET** 

org 0300h

mydata: db

3fh,06h,5BH,4FH,66H,6DH,7DH,07H

,7FH,6FH

**END**