



PMBus™ Power System Management Protocol Specification Part I – General Requirements, Transport And Electrical Interface

Revision 1.1

5 February 2007

www.powerSIG.org

© 2007 System Management Interface Forum, Inc. - All Rights Reserved

Filename: PMBus_Specification_Part_I_Rev_1-1_20070205.doc

Last saved: 05 Feb 2007, 13:29

DISCLAIMER

This specification is provided "as is" with no warranties whatsoever, whether express, implied or statutory, including but not limited to any warranty of merchantability, noninfringement, or fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification or sample.

In no event will any specification co-owner be liable to any other party for any loss of profits, loss of use, incidental, consequential, indirect, or special damages arising out of this specification, whether or not such party had advance notice of the possibility of such damages. Further, no warranty or representation is made or implied relative to freedom from infringement of any third party patents when practicing the specification.

Other product and corporate names may be trademarks of other companies and are used only for explanation and to the owner's benefit, without intent to infringe.

REVISION HISTORY

REV	DATE	DESCRIPTION	EDITED BY		
1.0	28 Mar 2005	First public release.	Robert V. White Artesyn Technologies		
1.1	5 Feb 2007	Second public release.	Robert V. White Astec/Artesyn		

Table Of Contents

1. Introduction	
1.1. Specification Scope	. 5
1.1.1. Specification Structure	. 5
1.1.2. What Is Included	
1.1.3. What Is Not Included In The PMBus Specification	. 5
1.2. Specification Changes Since The Last Revision	. 5
1.3. Where To Send Feedback And Comments	. 5
2. Related Documents	. 5
2.1. Scope	. 5
2.2. Applicable Documents	. 5
2.3. Reference Documents	. 6
3. Reference Information	. 6
3.1. Signal and Parameter Names	
3.2. Numerical Formats	
3.2.1. Decimal Numbers	
3.2.2. Binary Numbers	
3.2.3. Hexadecimal Numbers	
3.2.4. Examples	
3.3. Byte And Bit Order	
3.4. Bit And Byte Illustrations	
3.5. Abbreviations, Acronyms And Definitions	
4. General Requirements	
4.1. Compliance	
4.2. Unassisted Start Up And Operation	
5. Transport	
5.1. SMBus, Version 1.1	
5.2. Extensions To The SMBus, Version 1.1 Specification	
5.2.1. Block Write-Block Read Process Call	
5.2.2. Host Notify Protocol	
5.2.3. Group Command Protocol	
5.2.4. Extended Command: Read/Write Byte	
5.2.5. Extended Command: Read/Write Word	
5.2.6. Bus Speed	
I.1.1.1 100 kHz	
I.1.1.2 400 kHz	
5.2.7. Electrical Drive Levels	
5.3. Exceptions To The SMBus, Version 1.1 Specification	
6. Addressing	
7. Packet Error Checking	
8. Communication From PMBus Devices To The Host	
8.1. Communicating Over The Bus	
8.2. Communicating With An Interrupt Signal	17
9. Hardwired Signals	
9.1. Electrical Interface	
9.2. Timing	
9.3. Control Signal (CONTROL)	
9.4. Write Protect (WP)	
9.5. Other Pins	
10. Accuracy	
11. Firmware Updates	
APPENDIX I. Summary Of Changes	
•	

PMBus™ Power System Mgt Protocol Specification – Part I – Revision 1.1

Table Of Figures

Figure 1. Bit Order Within A Byte	7
Figure 2. Group Command Protocol Without PEC	13
Figure 3. Group Command Protocol With PEC	
Figure 4. Extended Command Read Byte Protocol	
Figure 5. Extended Command Read Byte With PEC	
Figure 6. Extended Command Write Byte Protocol	
Figure 7. Extended Command Write Byte Protocol With PEC	
Figure 8. Extended Command Read Word Protocol	
Figure 9. Extended Command Read Word Protocol With PEC	
Figure 10. Extended Command Write Word Protocol	
Figure 11. Extended Command Write Word Protocol With PEC	
Table Of Tables	
Table 1. Bit And Byte Symbols Used In This Specification	7
Table 2. Timing Parameters For Higher Speed Operation	

1. Introduction

The Power Management Bus ("PMBus") is an open standard protocol that defines a means of communicating with power conversion and other devices.

For more information, please see the System Management Interface Forum Web site: www.powerSIG.org.

1.1. Specification Scope

1.1.1. Specification Structure

The PMBus™ specification is in two parts. Part I, this document, includes the general requirements, defines the transport and electrical interface and timing requirements of hardwired signals.

Part II defines the command language used with the PMBus.

1.1.2. What Is Included

This specification defines a protocol to manage power converters and a power system via communication over a digital communication bus.

1.1.3. What Is Not Included In The PMBus Specification

The PMBus specification is not a definition or specification of:

- A particular power conversion device or family of power conversion devices
- A specification of any individual or family of integrated circuits.

This specification does not address direct unit to unit communication such as analog current sharing, voltage tracking, and clock signals for interleaving and clock signals.

1.2. Specification Changes Since The Last Revision

A summary of the changes between this revision and Revision 1.0 are shown in APPENDIX I.

1.3. Where To Send Feedback And Comments

Please send all comments by email to: questions@powersig.org.

2. Related Documents

2.1. Scope

If the requirements of this specification and any of the reference documents are in conflict, this specification shall have precedence unless otherwise stated.

Referenced documents apply only to the extent that they are referenced.

The latest version and all amendments of the referenced documents at the time the device is released to manufacturing apply.

2.2. Applicable Documents

Applicable documents include information that is, by extension, part of this specification. [A01] PMBus™ Power System Management Protocol, Part II, Command Language

- [A02] SBS Implementers Forum, System Management Bus (SMBus) Specification, Version 1.1, 11 December 1998
- [A03] SBS Implementers Forum, System Management Bus (SMBus) Specification, Version 2.0, 3 August 2000
- [A04] The I²C-Bus Specification, Version 2.1, Philips Semiconductors, January 2000
- [A05] ISO/IEC 8859-1:1998, 8-bit single-byte coded graphic character sets -- Part 1: Latin alphabet No. 1, and all corrigenda, amendments published through the date of release of this specification.

2.3. Reference Documents

Reference documents have background or supplementary information to this specification. They do not include requirements or specifications that are considered part of this document.

None in this revision.

3. Reference Information

3.1. Signal and Parameter Names

The names of signals, commands and parameters are given in capital letters. Underscores are used to separate words rather than embedded spaces (example: SIGNAL_NAME).

The names of signals that are active low and parameters that are true when the value is 0 are indicated with an octothorpe (#) suffix (example: WRITE# means that the device can be written when the signal is low).

3.2. Numerical Formats

All numbers are decimal unless explicitly designated otherwise.

3.2.1. Decimal Numbers

Numbers explicitly identified as decimal are identified with a suffix of "d".

3.2.2. Binary Numbers

Numbers in binary format are indicated by a suffix of 'b'. Unless otherwise indicated, all binary numbers are unsigned.

All signed binary numbers are two's complement.

3.2.3. Hexadecimal Numbers

Numbers in hexadecimal format are indicated by a suffix of 'h'.

3.2.4. Examples

255d⇔ FFh ⇔ 11111111b 175d⇔ AFh ⇔ 10101111b

3.3. Byte And Bit Order

As specified in the SMBus specification, Version 1.1 [A02]:

- When data is transmitted, the lowest order byte is sent first and the highest order byte is sent last.
- Within any byte, the most significant bit (MSB) is sent first and the least significant bit (LSB) is sent last.

3.4. Bit And Byte Illustrations

The transmission of bits, bytes and packets is illustrated in this section.

In all cases, the least significant bit is indicated as Bit 0. The most significant bit of a byte is always Bit 7, as shown below in Figure 1.




Figure 1. Bit Order Within A Byte

Within this specification, transactions over the PMBus are described. The symbols used to describe the details of those transactions and protocols are shown in Table 1.

Table 1. Bit And Byte Symbols Used In This Specification

Symbol	Meaning
7	A vertical rectangle indicates a single bit sent from the host (bus master) to a slave
7	A vertical rectangle with a shaded interior indicates a bit sent from a slave device to the bus master.
7	A rectangle with a number over it represents one or more bits, as indicated by the number
s	The START condition sent from a bus master device
Sr	A REPEATED START condition sent from a bus master device

Symbol	Meaning		
A	An Acknowledge (ACK) condition send from the host		
N A	A Not Acknowledge (NACK) condition sent from the host		
A	An Acknowledge (ACK) condition sent from a slave device		
N A	A Not Acknowledge (NACK) condition sent from a slave device		
Р	A STOP condition sent by a bus master device		
7 SLAVE ADDRESS	The first seven bits of the address byte, generally corresponding to the physical address of the device.		
R	The bit [0] of the address byte with a value of 1, indicating the device is being addressed with a read.		
w	The bit [0] of the address byte with a value of 0, indicating the device is being addressed with a write.		
7 BROADCAST ADDRESS	The SMBus broadcast address to which all devices must respond. The value is 0000000b. This is always used only with the bit [0] equal to 0 (write).		

3.5. Abbreviations, Acronyms And Definitions

Term	Definition
ACK	ACKnowedge. The response from a receiving unit indicating that it has received a byte. See the SMBus specification,
	Version 1.1 [A02] for more information.

Term	Definition			
Assert, Asserted	A signal is asserted when the signal is true. For example, a signal called FAULT is asserted when a fault has been detected. See Negate.			
Bias, Bias Power	Power to the PMBus device's control circuit or ICs			
Clear	When referring to a bit or bits, this means setting the value to zero.			
Default Store	A non-volatile memory store most typically used by the PMBus device manufacturer to store default values			
Disable, Disable Output	To instruct the PMBus device to stop the power conversion process and to stop delivering energy to the output. The device's control circuitry remains active and the device can communicate via the SMBus.			
Enable, Enable Output	To instruct the PMBus device to start the power conversion process and to start delivering energy to the output.			
Host	A host is a specialized master that provides the main interface to the system's CPU. A host must be a master-slave and must support the SMBus host notify protocol. There may be at most one host in a system. See the SMBus specification, Version 1.1 [A02] for more information.			
IIN	Input current			
Inhibit	To stop the transfer of energy to the output while a give condition, such as excessive internal temperature, is present.			
IOUT	Output current			
LSB	Least significant bit			
Master	A master is a device that issues commands, generates the clocks, and terminates the transfer. See the SMBus specification, Version 1.1 [A02] for more information.			
MFR	Manufacturer			
MSB	Most significant bit			
NACK	Not ACKnowledge. The response from a receiving unit that it has received invalid data. See the SMBus specification, Version 1.1 [A02] for more information.			
Negate, Negated	A signal is negated when the signal is false. For example, a signal called FAULT is negated when no fault has been detected. See Assert.			
Negative Output Current	Current that flows into the converter's output.			
OC	Overcurrent			
OP	Overpower			
Operating Memory	The conceptual location where a PMBus maintains the data and parameters it uses operate.			
OT	Overtemperature			

Term	Definition				
OV	Overvoltage				
PEC	Packet Error Checking. See the SMBus specification, Version 1.1 [A02] for more information.				
PIN	Input power				
Pin Programmed Values	Values entered into the PMBus device through physical pins. Values can be set, for example, by connecting a pin to ground, connecting a pin to bias power, leaving the pin unconnected or connecting the pin to ground or bias through a resistor.				
Plain Text	Characters stored according to ISO/IEC 8859-1:1998 ([A05])				
POL	Point-of-load				
Positive Output Current	Current that flows out of the converter's output.				
POUT	Output power				
Product Literature	Data sheets, product briefs, application notes or any other documentation describing the operation and application of a device.				
Set	When referring to a bit or bits, this means setting the value to one.				
Shut Down	Disable or turn off the output. This generally implies that the output remains off until the device is instructed to turn it back on. The device's control circuit remains active and the device can respond to commands received from the SMBus port.				
Sink (Current)	A power converter sinks current when current is flowing from the load into the converter's output. The current in this condition is declared to be negative.				
Slave	A slave is a device that is receiving or responding to a command. See the SMBus specification, Version 1.1 [A02] for more information.				
SMBus	System Management Bus - See the SMBus specification, Version 1.1 [A02] and Version 2.0 [A03] for more information.				
Source (Current)	A power converter sources current when current is flowing from the converter's output to the load. The current in this condition is declared to be positive.				
Turn Off	Turn Off means to "turn off the output", that is, stop the delivery of energy to the device's output. The device's control circuit remains active and the device can respond to commands received from the SMBus port. The same as Disable. See Turn On.				
Turn On	Turn On means to "turn on the output", that is, start the delivery of energy to the device's output. The same as Enable. See Turn Off.				

Term	Definition
UC	Undercurrent (Excessive sink current by a synchronous rectifier)
User Store	A non-volatile memory store most often used by the PMBus device user to store an image, or snapshot, of the Operating Memory.
UT	Undertemperature
UV	Undervoltage
VIN	Input voltage
VOUT	Output voltage
Х	When used to define a binary value X means that the value of that bit is "don't care".

4. General Requirements

4.1. Compliance

The PMBus protocol is intended to cover a wide range of power system architectures and converters.

Not all PMBus devices must support all of the available features, functions and commands.

To be compliant to the PMBus specification, a device must:

- Meet all of the requirements of Part I of the PMBus specification (this document),
- Support at least one of the non-manufacturer specific commands given in Part II of the PMBus specification [A01],
- If a device accepts a PMBus command code, it must execute that function as described in Part II of the PMBus specification [A01],
- If a device does not accept a given PMBus command code, it must respond as described in the Fault Management And Reporting section of Part II of the PMBus specification [A01].

4.2. Unassisted Start Up And Operation

PMBus devices, upon application of power, must start up and begin operation in a controlled manner, as programmed internally or externally, without requiring communication from the serial bus.

5. Transport

5.1. SMBus, Version 1.1

PMBus devices must use the System Management Bus (SMBus), Version 1.1 [A02], for transport with the extensions and exceptions listed below.

5.2. Extensions To The SMBus, Version 1.1 Specification

5.2.1. Block Write-Block Read Process Call

To support certain commands of the PMBus Command Language (PMBus specification, Part II [A01]), PMBus devices must support the "Block write-block-read process call" described in Section 5.5.8 of Version 2.0 of the SMBus specification ([A03]).

5.2.2. Host Notify Protocol

PMBus devices may support the Host Notify Protocol described in Section 5.5.9 of Version 2.0 of the SMBus specification ([A03]).

If a PMBus device supports the Host Notify Protocol, the two data bytes sent to the host are the same as the data bytes returned by the STATUS_WORD command (PMBus specification, Part II [A01]),

5.2.3. Group Command Protocol

PMBus devices must support the Group Command Protocol. The Group Command Protocol is used to send commands to more than one PMBus device. The commands are sent in one continuous transmission. When the devices detect the STOP condition that ends the sending of commands, they all begin executing the command they received.

It is not a requirement that all devices receive the same command.

No more than one command can be sent to any one device in one Group Command packet.

The Group Command Protocol must not be used with commands that require the receiving device to respond with data, such as the STATUS_BYTE command (PMBus specification, Part II [A01]).

Example: The Group Command Protocol could be used to signal all of the devices on the PMBus to change their margin state at one time. All of the devices on the bus might be instructed to set their output voltage to the VOUT_MARGIN_HIGH with which they have been programmed. Equally valid would be a Group Command Protocol transmission that instructed one device on the bus to set the output voltage to its programmed VOUT_MARGIN_LOW while all of the other devices were instructed to set their output voltage to the programmed VOUT_MARGIN_HIGH values.

As shown below in Figure 2 and Figure 3, the Group Command Protocol uses REPEATED START conditions to separate commands for each device. The Group Command Protocol begins with the START condition, followed by the seven bit address of the first device to receive a command and then by the write bit (0). The slave device ACKs and the master or host sends a command with the associated data byte or bytes.

After the last data byte is sent to the first device, the host or master does NOT send a STOP condition. Instead, it sends a REPEATED START condition, followed by the seven bit address of the second device to receive a command, a write bit and the command code and the associated data bytes.

If, and only if, this is the last device to receive a command, the host or master sends a STOP condition. Otherwise, the host or master sends a REPEATED START condition and starts transmitting the address of the third device to receive a command.

This process continues until all devices have received their command codes, data bytes, and if used and supported, PEC byte. Then when all devices have received their information, the host or master sends a STOP condition.

If PEC is used, then each device's sub-packet has its own PEC byte, computed only for that device's sub-packet, including that device's address.

When the devices who have received a command through this protocol detect the STOP condition, they are to begin execution immediately of the received command.




Figure 2. Group Command Protocol Without PEC





Figure 3. Group Command Protocol With PEC

5.2.4. Extended Command: Read/Write Byte

The Extended Command protocol allows for an extra 256 command codes. This is done by making the command code two bytes. The first byte (the low data byte) is a reserved value indicating that the extended command format is being used. The second byte (the high order byte) is the command to be executed. The details of the protocol for commands that read or write one byte are illustrated below.






Figure 5. Extended Command Read Byte With PEC




Figure 6. Extended Command Write Byte Protocol




Figure 7. Extended Command Write Byte Protocol With PEC

5.2.5. **Extended Command: Read/Write Word**

The Extended Command protocol allows for an extra 256 command codes. This is done by making the command code two bytes. The first byte (the low data byte) is a reserved value indicating that the extended command format is being used. The second byte (the high order byte) is the command to be executed. The details of the protocol for commands that read or write one byte are illustrated below.




Figure 8. Extended Command Read Word Protocol




Figure 9. Extended Command Read Word Protocol With PEC




Figure 10. Extended Command Write Word Protocol




Figure 11. Extended Command Write Word Protocol With PEC

5.2.6. Bus Speed

I.1.1.1 100 kHz

All PMBus devices must support operation at 100 kHz as described in the SMBus specification [A02].

I.1.1.2 400 kHz

PMBus devices may support operation at 400 kHz. If so, then the following timing parameters must be observed:

Table 2. Timing Parameters For Higher Speed Operation

Symbol	Parameter	Limits		Units	Comments
Symbol	Parameter		Max		
FSMB	SMBus Operating Frequency	10	400	kHz	
TBUF	Bus free time between Stop and Start Condition	1.3		μs	
THD:STA	Hold time after (Repeated) Start Condition. After this period, the first clock is generated.	0.6		μs	
TSU:STA	Repeated Start Condition setup time	0.6		μs	
Tsu:sto	Stop Condition setup time	0.6		μs	
THD:DAT	Data hold time	300		ns	
TSU:DAT	Data setup time	100		ns	
TTIMEOUT	Clock low time-out	25	35	ms	See Note 1
TLOW	Clock low period	1.3		μs	
THIGH	Clock high period	0.6		μs	See Note 2
TLOW:SEXT	Cumulative clock low extend time (slave device)		25	ms	See Note 3
TLOW:MEXT	Cumulative clock low extend time (master device)		10	ms	See Note 4
TF	Clock Or Data Fall Time	20	300	ns	See Note 5
TR	Clock Or Data Rise Time	20	300	ns	See Note 5

Note 1: Devices participating in a transfer will timeout when any clock low exceeds the value of TTIMEOUT,MIN of 25 ms. Devices that have detected a timeout condition must reset the communication no later than TTIMEOUT,MAX of 35 ms. The maximum value specified must be adhered to by both a master and a slave as it incorporates the cumulative stretch limit for both a master (10 ms) and a slave (25 ms).

Note 2: Thigh Max provides a simple guaranteed method for devices to detect bus idle conditions.

Note 3: TLOW:SEXT is the cumulative time a slave device is allowed to extend the clock cycles in one message from the initial start to the stop. If a slave device exceeds this time, it is expected to release both its clock and data lines and reset itself.

Note 4: TLOW:SEXT is the cumulative time a master device is allowed to extend its clock cycles within each byte of a message as defined from start-to-ack, ack-to-ack, or ack-to-stop.

Note 5: Rise and fall time is defined as follows:

- TR = (VILMAX 0.15) TO (VIHMIN + 0.15)
- TF = 0.9VDD TO (VILMAX 0.15)

5.2.7. Electrical Drive Levels

PMBus devices shall comply with the High-Power DC Specifications given in Section 3.1.3 of the SMBus specification, V2.0 ([A03]).

5.3. Exceptions To The SMBus, Version 1.1 Specification

Block writes and reads ([A02], Section 7.5.7) are permitted to have up to 255 data bytes.

6. Addressing

PMBus devices use seven bit addresses as described in [A02].

Addresses described as reserved in the SMbus specifications ([A02] and [A03]) or the IC specification [A04] may not be used.

Physical addresses are programmed through pins. PMBus devices are not required to be able to support the entire seven bit address space through pin programming. The addresses available through pin programming are left to the PMBus device manufacturer. How a device's address is set shall be described in the device's product literature.

7. Packet Error Checking

Support for the SMBus Packet Error Checking (PEC) protocol is optional.

8. Communication From PMBus Devices To The Host

8.1. Communicating Over The Bus

As an option, PMBus devices may temporarily become bus masters and communicate with the host through the protocol defined in Section 7.6 of the SMBus specification, Version 1.1 [A02].

The contents of the two data bytes shall be the same as the contents of the data bytes for the PMBus STATUS_WORD command (PMBus specification, Part II [A01]).

8.2. Communicating With An Interrupt Signal

As an option, PMBus devices may notify the host that they want to communicate with the host by asserting the SMBALERT# signal, as described in Appendix A of the SMBus specification, Version 1.1 [A02].

9. Hardwired Signals

9.1. Electrical Interface

The electrical interface for hardwired signals shall be as described in Section 3.1.3 of the SMBus specification, Version 2.0 [A03].

The only exception to this are the pins used to set the physical address. If the electrical interface to address pins is not in compliance to Section 3.1.3 of the SMBus specification, Version 2.0 [A03], the electrical interface shall be described in the PMBus device's product literature.

9.2. Timing

No specific requirements on when a PMBus device must respond to a change in state of a hardwired signal are made.

9.3. Control Signal (CONTROL)

The CONTROL signal is an input signal on a PMBus device. It is used to turn the device on and off in conjunction with commands received via the serial bus. For more information, see Part II of the PMBus specification [A01].

It can be configured as an active high or active low signal through the ON_OFF_CONFIG command (PMBus specification, Part II [A01]).

The electrical interface for the CONTROL signal shall be as described in Section 3.1.3 of the SMBus specification, Version 2.0 [A03].

This signal is optional but recommended.

9.4. Write Protect (WP)

The PMBus protocol supports the use of optional Write Protect (WP) signal inputs.

There may be more than one Write Protect input signal with each signal protecting a different type of memory.

If the WP input is present, then no updates to any internal memory is allowed when the WP input is high or open. Updates are permitted only when the WP signal is low.

The electrical interface for WP signals shall be as described in Section 3.1.3 of the SMBus specification, Version 2.0 [A03].

9.5. Other Pins

PMBus devices may use pins for programming or configuration. The function and electrical interface of any such pins shall be described in the device's product literature.

Examples of such pins are a RESET pin or pins that are used to set the output voltage to the high or low margin voltages.

Pins that provide a binary input (high or low) shall have an electrical interface the meets the requirements of Section 3.1.3 of the SMBus specification, Version 2.0 [A03].

For pin functions with an equivalent command (PMBus specification, Part II [A01]), the command received from the bus will override the pin programming. See the description in Part II of the PMBus specification [A01] on how a PMBus device configures its operating parameters for more information.

10. Accuracy

Each PMBus device will specify in its product literature the accuracy with which the output voltage and other parameters can be set and reported.

11. Firmware Updates

PMBus devices can, as an option, support upgrading its firmware via the SMBus interface. The methods of such updates are left to the discretion of the device manufacturers.

APPENDIX I. Summary Of Changes

DISCLAIMER: The section is provided for reference only and for the convenience of the reader. No suggestion, statement or guarantee is made that the description of the changes listed below is sufficient to design a device compliant with this document.

A summary of the changes made in Part II of the PMBus specification from Revision 1.0 to this revision, 1.1, is given below. This is not an exact list of every change made between the two documents; rather, it is a summary of the changes deemed significant by the editor. For those PMBus Adopters interested in a more detailed accounting of the changes, the PMBus Specification Change And Errata Log is available from the Adopter's section of the PMBus Website.

The most significant change to Part I of the specification is the increase in permissible bus speed from 100 kHz to 400 kHz (Section I.1.1.2). However, to accomplish this means that the drive levels of the I/O pins must be increased (Section 5.2.7).

The description of what is required to be PMBus compliant was simplified and clarified (Section 4.1).

The description of unassisted startup was clarified (Section 4.2).

A small clarification was made to the Group Command definition (Section 5.2.3).