Fix last commit

Koloses · Mar 5, 2016 · 882dced · 882dced
1 parent 1381b2d
commit 882dced
Show file tree

Hide file tree

Showing 3 changed files with 5 additions and 5 deletions.
diff --git a/arch/arm/mach-mmp/acpuclock-pxa988.c b/arch/arm/mach-mmp/acpuclock-pxa988.c
@@ -934,20 +934,20 @@ int get_max_cpurate(void)
 
 static struct cpu_rtcwtc cpu_rtcwtc_z3[] = {
 	{.max_pclk = 800, .l1_rtc = 0x88888888, .l2_rtc = 0x00008444,},
-	{.max_pclk = 1205, .l1_rtc = 0x99999999, .l2_rtc = 0x00009555,},
+	{.max_pclk = 1344, .l1_rtc = 0x99999999, .l2_rtc = 0x00009555,},
 };
 
 static struct cpu_rtcwtc cpu_rtcwtc_ax[] = {
 	{.max_pclk = 800, .l1_rtc = 0x88888888, .l2_rtc = 0x00008444,},
 	{.max_pclk = 1066, .l1_rtc = 0x99999999, .l2_rtc = 0x00009555,},
-	{.max_pclk = 1205, .l1_rtc = 0xAAAAAAAA, .l2_rtc = 0x0000A555,},
+	{.max_pclk = 1344, .l1_rtc = 0xAAAAAAAA, .l2_rtc = 0x0000A555,},
 };
 
 static struct cpu_rtcwtc cpu_rtcwtc_1088[] = {
 	{.max_pclk = 312, .l1_rtc = 0x02222222, .l2_rtc = 0x00002221,},
 	{.max_pclk = 800, .l1_rtc = 0x02666666, .l2_rtc = 0x00006265,},
 	{.max_pclk = 1183, .l1_rtc = 0x2AAAAAA, .l2_rtc = 0x0000A2A9,},
-	{.max_pclk = 1300, .l1_rtc = 0x02EEEEEE, .l2_rtc = 0x0000E2ED,},
+	{.max_pclk = 1344, .l1_rtc = 0x02EEEEEE, .l2_rtc = 0x0000E2ED,},
 	/*
 	 * 1283M will also use 1300 setting, if we use 1300Mhz later,
 	 * the code doesn't need to be changed.

diff --git a/arch/arm/mach-mmp/clock-pxa988.c b/arch/arm/mach-mmp/clock-pxa988.c
@@ -220,7 +220,7 @@ static struct clk pll1_624 = {
 
 static struct clk pll1_1248 = {
 	.name = "pll1_1248",
-	.rate = 1248000000,
+	.rate = 1344000000,
 	.ops = NULL,
 };
 

diff --git a/arch/arm/mach-mmp/dvfs-pxa988.c b/arch/arm/mach-mmp/dvfs-pxa988.c
@@ -423,7 +423,7 @@ static struct dvfs_rail_component vm_rail_comp_tbl_z1z2[VM_RAIL_MAX] = {
 };
 
 static unsigned long freqs_cmb_z3[VM_RAIL_MAX][VL_MAX] = {
-	{ 312000, 624000, 1066000, 1205000 },	/* CORE */
+	{ 312000, 624000, 1066000, 1344000 },	/* CORE */
 	{ 312000, 312000, 533000, 533000 },	/* DDR/AXI */
 	{ 0	, 416000, 624000, 624000 },	/* GC */
 	{ 208000, 312000, 416000, 416000 }	/* VPU */