# Атомарные операции в ARMv6 и ARMv7 на примере: LDREX/STREX. Реализация в стандарте С11

## Содержание:

- Проблематика (зачем?)
- Как работают LDREX/STREX
- Отличие от SWP(SWAP)
- Пример атомарной операции
- Сравнение с Mutex, Spin\_lock
- Реализация в стандарте С11

# Проблематика (зачем?):

```
void* thread1(void *arg){
  while(1){
     If(...)
        Errors |= Error Flag1;
     //some code
  return NULL;
```

```
void* thread2(void *arg){
  while(1){
     If(...)
        Errors |= Error Flag2;
     //some code
  return NULL;
```

# Проблематика (решение 1):

```
void* thread1(void *arg){
  while(1){
     If(...){
       mutex lock();
        Errors |= Error Flag1;
        mutex unlock();
     //some code
  return NULL;
```

```
void* thread2(void *arg){
  while(1){
     If(...){
        mutex lock();
        Errors |= Error Flag2;
        mutex_unlock();
     //some code
  return NULL;
```

# Проблематика (решение 2):


```
void* thread1(void *arg){
  while(1){
      If(...){
     atomic or(Errors, Error Flag1);
     //some code
   return NULL;
```

```
void* thread2(void *arg){
  while(1){
     If(...){
     atomic_or(Errors, Error_Flag2);
     //some code
   return NULL;
```


# Как работают LDREX/STREX:

Core1	Core2	SUCCESS
LDREX(x) STREX(x)		Yes
LDREX(x)	LDREX(x)	
STREX(x)	STREX(x)	Yes No
LDREX(x) STR(x) STREX(x)		Yes

#### **Local and Global Exclusive Monitor:**



## Local monitor state machine diagram:



#### Load and Store Register Exclusive:

```
Syntax:
LDREX{cond}
               Rt, [Rn {, #offset}]
STREX{cond}
               Rd, Rt, [Rn {, #offset}]
LDREXB{cond}
               Rt, [Rn]
STREXB{cond}
               Rd, Rt, [Rn]
LDREXH{cond}
               Rt, [Rn]
STREXH{cond}
                Rd, Rt, [Rn]
LDREXD{cond}
               Rt, Rt2, [Rn]
STREXD{cond}
                Rd, Rt, Rt2, [Rn]
CLREX
```

```
    Cond is an optional condition code.
    Rd is the destination register for the returned status.
    Rt is the register to load or store.
    Rt2 is the second register for doubleword loads or stores.
    Rn is the register on which the memory address is based.
```

## Load and Store Register Exclusive:

	ARMv6	ARMv6K	ARMv7	ARMv7-M
LDREX	OK	ОК	OK	OK
STREX	OK	ОК	OK	OK
LDREXB		ОК	OK	OK
STREXB	·	ОК	OK	OK
LDREXH		ОК	OK	OK
STREXH		OK	OK	OK
LDREXD		ОК	ОК	
STREXD	<del></del> -	OK	OK	
CLREX		ОК	ОК	ОК

#### Инструкция SWP:

Syntax SWP{B}{cond} Rt, Rt2, [Rn]

**Cond** is an optional condition code.

B If B is present, a byte is swapped. Otherwise, a 32-bit

word is swapped.

Rt is the destination register. Rt must not be PC.

Rt2 is the source register. Rt2 can be the same register as

Rt. Rt2 must not be PC.

Rn contains the address in memory. Rn must be a different

register from both Rt and Rt2. Rn must not be PC.

## Инструкция SWP:

```
LOCKED EQU 1
                    ; define value indicating
                    ; load spin address
LDR r1, <addr>
LDR r0, =LOCKED; preload "locked" value
spin_lock
                    ; swap register value with spin
SWP r0, r0, [r1]
CMP r0, #LOCKED
                     ; if spin was locked already
BEQ spin_lock
                     ; retry
                     ; if system is SMP
DMB SY
```

### Реализация Spin lock:

<b>C</b> r	air	<b>1_</b>	0		-
9	<b>J</b> 11	1	U	C	

MOV R1, #1

loop:

LDREX R2, [R0]

CMP R2, #0

STREXeq R2, R1, [R0]

CMPeq R2, #0

Bne loop

DMB SY

spin\_unlock

MOV R1, #0

DMB SY

STR R1, [**R0**]

#### atomic\_or:

```
void atomic or(int *obj; int val);
atomic or:
.try or:
  LDREX R2, [R0]
           R12, R2, R1
  ORR
           R3, R12, [R0]
  STREX
  CMP
           R3, #0
  BNE
           .try or
  BX
           LR
```

## atomic\_add (return):

int atomic\_add(int \*obj; int val);

```
atomic_add:
```


```
.try add:
  LDREX R2, [R0]
          R12, R2, R1
 ADD
  STREX
          R3, R12, [R0]
          R3, #0
  CMP
  BNE
         .try add
  MOV
          R0, R2
  BX
          LR
```

## atomic\_add (return):

int atomic\_add(int \*obj; int val);

```
atomic add:
                            // for unlock
  DMB
           SY
.try add:
  LDREX R2, [R0]
          R12, R2, R1
  ADD
  STREX
           R3, R12, [R0]
  CMP
           R3, #0
  BNE
          .try add
           SY
                            // for lock
  DMB
  MOV
           R0, R2
  BX
           LR
```

#### Mutex vs atomic



#### **Atomic in C11**

#include <stdatomic.h> // начиная с gcc 4.9.0

```
atomic_exchange(volatile A *object, C desired);
atomic_exchange_explicit(volatile A *object, C desired, memory_order order);
```

C atomic\_fetch\_key(volatile A \*object, M operand);

C atomic\_fetch\_key\_explicit(volatile A \*object, M operand, memory\_order order);

key	ор	computation	memory_order_relaxed	No
add	+	addition	memory_order_consume	See Doc
sub	.=	subtraction	memory_order_acquire	Lock
or	1	bitwise inclusive or	memory_order_release	Unlock
xor	Λ	bitwise exclusive or	memory_order_acq_rel	See Doc
and	&	bitwise and	memory_order_seq_cst	See Doc

Вопросы...