```
// mux2to1.h file
 2
     SC MODULE ( Mux2To1 ) {
 3
           sc in< sc uint<8> > in1;
 4
           sc in< sc uint<8> > in2;
 5
           sc in< bool > selection;
 6
           sc out< sc uint<8> > out;
 8
           void muxImplement( void );
 9
           SC CTOR ( Mux2To1 ) {
10
               SC METHOD ( muxImplement );
11
               sensitive << selection;
12
               sensitive << in1;
13
               sensitive << in2;
14
15
```

```
// mux2to1.cpp file
void Mux2To1::muxImplement( void ) {
    sc_uint<8> out_tmp;

if( selection.read() ) {
    out_tmp = in2.read();
} else {
    out_tmp = in1.read();
}

out.write( out_tmp );
}
```

Named and Positional Connections

```
Sample
SC MODULE(filter) {
                                              dout
  // Sub-modules: "components
  sample *s1;
                                                              Mult
                                            s1
                                                                      q
  coeff
          *c1:
  mult
          *m1:
                                          Coeff
                                                               m1
  sc signal<sc uint <32>> q,s,c;
   // Constructor : "architecture"
                                              out
                                            c1
   SC CTOR(filter) {
   //Sub-modules instantiation/mapping
     s1 = new sample ("s1");
     s1->din(q); // named mapping
     s1->dout(s);
     c1 = new coeff("c1");
     c1->out(c); // named mapping
     m1 = new mult ("m1");
     (*m1)(s, c, q)//positional mapping
```

```
SC MODULE(countsub)
  sc in<double> in1;
  sc in<double> in2;
  sc out<double> sum;
  sc out<double> diff;
  void addsub();
  // Constructor:
  SC CTOR(countsub)
// declare addsub as SC METHOD
     SC METHOD(addsub);
     sensitive << in1;
     sensitive << in2;
```

```
adder subtractor diff
```

```
// addsub method
void countsub::addsub()
{
   double a;
   double b;
   a = in1.read();
   b = in2.read();
   sum.write(a+b);
   diff.write(a-b);
};
```

Usage of SystemC types

```
sc bit y; sc bv<8> x;
y = x[6];
sc_bv<16> x; sc_bv<8> y;
y = x.range(0,7);
sc bv<64> databus; sc logic result;
result = databus.or reduce();
sc lv < 32 > bus2;
cout << "bus = " << bus2.to string();
```

★ Example : Arbitrary Width Bit Type

```
1 #include <systemc.h>
  int sc main (int argc, char* argv[]) {
     sc bv<8> data_bus ;
4
5
6
7
8
9
     sc bv<16> addr bus ;
     sc_bit
               parity
     // Assign value to sc by
     data bus = "00001011";
     cout <<"Value of data_bus : " << data_bus << endl;</pre>
10
     // Use range operator
11
     addr bus.range(7,0) = data bus;
     cout <<"Value of addr_bus : " << addr_bus << endl;</pre>
12
     // Assign reverse to addr bus using range operator
13
14
     addr bus.range(0,7) = data bus;
15
     cout <<"Value of addr bus : " << addr bus << endl;</pre>
16
     // Use bit select to set the value
17
     addr bus[10] = "1";
18
     cout <<"Value of addr bus : " << addr bus << endl;</pre>
19
     // Use reduction operator
20
     parity = data bus.xor reduce();
21
     cout <<"Value of parity : " << parity << endl;</pre>
22
23
     return 1;
24 }
```

♦ Simulation : Arbitrary Width Bit Type