This template is a part of the tutorial From HDL to FPGA Bitstream with Open Source toolchain on the blog Learn Fpga Easily

The branch named "Chisel" is an upgrade of this tutorial where we use chisel instead of verilog for the design. The upgraded version of the article is : [how to] From Chisel to Bitstream