## EE341 Fall 2019 HW 4

Lewis Collum

Updated: October 23, 2019

github.com/LewisCollum/microelectronics

5.4

5.4 An NMOS transistor that is operated with a small  $v_{DS}$  is found to exhibit a resistance  $r_{DS}$ . By what factor will  $r_{DS}$  change in each of the following situations?

- (a)  $V_{ov}$  is doubled.
- (b) The device is replaced with another fabricated in the same technology but with double the width.
- (c) The device is replaced with another fabricated in the same technology but with both the width and length doubled.
- (d) The device is replaced with another fabricated in a more advanced technology for which the oxide thickness is halved and similarly for W and L (assume μ<sub>n</sub> remains unchanged).

(a)

$$r_{DS} = \frac{1}{g_D S}$$

$$g_{DS} = k_n v_{OV}$$

$$\implies r_{DS} = \frac{1}{k_n v_{OV}}$$

$$\frac{r_{DS_{new}}}{r_{DS}} = \frac{1/(k_n 2 v_{OV})}{1/(k_n v_{OV})} = \frac{1}{2}$$

 $r_{DS}$  is halved.

(b)

The device width is proportional to the MOSFET transconductance parameter,  $k_n$ . So,

$$k_{n_{new}} = 2k_n$$
.

As in (a),

$$\frac{r_{DS_{new}}}{r_{DS}} = \frac{1/(2k_n v_{OV})}{1/(k_n v_{OV})} = \frac{1}{2}.$$

 $r_{DS}$  is halved.

(c)

Since the aspect ratio stays the same, the MOSFET transconductance parameter, stays the same. Therefore,

 $r_{DS}$  stays the same.

(d)

As per (c), the aspect ratio stays the same and hence we will disregard the width, W, and length, L, for the total effect on  $r_{DS}$ .

The thickness of the oxide layer will have an effect on  $r_{DS}$ . The MOSFET transconductance parameter is proportional to the process transconductance parameter. The thickness of the oxide layer is inversely proportional to the process transconductance parameter. So, the MOSFET transconductance parameter,  $k_n$ , is inversely proportional to the thickness of the oxide layer,  $t_{ox}$ . We can relate this proportionality to  $r_{DS}$ :

$$k_n \propto t_{ox}^{-1}$$

$$r_{DS} \propto k_n^{-1}$$

 $\implies r_{DS} \propto t_{ox}$ .

Since  $t_{ox}$  is halved,  $r_{DS}$  is halved.

5.8

5.8 Consider an NMOS transistor operating in the triode region with an overdrive voltage  $V_{OV}$ . Find an expression for the incremental resistance

$$r_{ds} \equiv 1 \bigg/ \frac{\partial i_D}{\partial v_{DS}} \bigg|_{v_{DS} = V_D}$$

 $r_{di}\equiv1\bigg/\frac{\partial i_D}{\partial v_{DS}}\bigg|_{v_{DS}=V_{DS}}$  Give the values of  $r_{di}$  in terms of  $k_n$  and  $V_{OV}$  for  $V_{DS}=0$ ,  $0.2V_{ov}$ ,  $0.5V_{ov}$ ,  $0.8V_{ov}$ , and  $V_{ov}$ .

If  $V_{DS} \ll V_{OV}$ , then,

$$i_D = k_n V_{OV} V_{DS}$$

However, as  $V_{DS}$  rises,

$$i_D = k_n \left( V_{OV} - \frac{1}{2} V_{DS} \right) V_{DS}$$

where  $V_{OV}-\frac{1}{2}V_{DS}$  replaces  $V_{O}$  due to tapering from an increase in holes at the drain.

$$r_{DS} = \left[\frac{\delta i_D}{\delta v_{DS}}\right]^{-1}$$

becomes.

$$r_{DS} = \left[ \frac{1}{\delta v_{DS}} \left( k_n \left( V_{OV} - \frac{1}{2} V_{DS} \right) V_{DS} \right) \right]^{-1}$$

$$= \left[ k_n \left( V_{OV} \frac{1}{\delta v_{DS}} V_{DS} - \frac{1}{2} \frac{1}{\delta v_{DS}} V_{DS}^2 \right) \right]^{-1}$$

$$= \left[ k_n \left( V_{OV} - V_{DS} \right) \right]^{-1}$$

case  $V_{DS}=0$ :

$$r_{DS} = \frac{1}{k_n V_{OV}}$$

case  $V_{DS}=0.2V_{OV}$ :

$$r_{DS} = \frac{1}{k_n \cdot 0.8 V_{OV}}$$

case  $V_{DS}=0.5V_{OV}$ :

$$r_{DS} = \frac{1}{k_n \cdot 0.5 V_{OV}}$$

case  $V_{DS}=0.8V_{OV}$ :

$$r_{DS} = \frac{1}{k_n \cdot 0.2 V_{OV}}$$

case  $V_{DS} = V_{OV}$ :

$$r_{DS} = \infty$$

5.24 When the drain and gate of a MOSFET are connected together, a two-terminal device known as a "diode-connected transistor" results. Figure P5.24 shows such devices obtained from MOS transistors of both polarities. Show that

(a) the i-v relationship is given by

$$i = \frac{1}{2} \, k' \frac{W}{L} \left( \upsilon - \left| V_t \right| \right)^2$$

(b) the incremental resistance r for a device biased to operate at  $v=|V_t|+V_{OV}$  is given by

$$r \equiv 1 / \left\lceil \frac{\partial i}{\partial v} \right\rceil = 1 / \left( k' \frac{W}{L} V_{ov} \right)$$




Fig. P5.24

(a)

Since  $V_{DS} = V_{OV}$ , the NMOS is saturated and the current through the transistor is,

$$i = \frac{1}{2}k_n \left(v - |V_t|\right)^2$$

where  $i = i_{DS}$  and  $v = V_{GS} = V_{DS}$ .

(b)


$$r = \left[\frac{\delta i}{\delta v}\right]^{-1}$$

$$= \frac{1}{2k'\frac{W}{L}(v - V_t)}$$

$$= \frac{1}{k'_n\frac{W}{L}V_{OV}}$$

5.28

**5.28** The NMOS transistor in Fig. P5.28 has  $V_i = 0.4$  V and  $k_a'(W/L) = 1$  mA/V<sup>2</sup>. Sketch and clearly label  $i_D$  versus  $v_G$  with  $v_G$  varying in the range 0 to +1.8 V. Give equations for the various portions of the resulting graph.



graph  $i_D$  vs  $V_G$ 




Figure 1: Note that  $k_n=k_n'\frac{W}{L}=1$ mA and represents the MOSFET transconductance parameter.

case  $0\mathsf{V} \leq V_G \leq V_t = 0.4\mathsf{V}$ 

The NMOS is off since  $V_G < V_t$ . So,

$$i_D = 0 \text{mA}$$

case  $V_t = 0.4 \mathrm{V} < V_G \leq V_t + V_{DS} = 1.4 \mathrm{V}$ 

The NMOS is saturated since  $V_{DS} \ge V_G - V_t$ .

$$i_D = \frac{1}{2}k_nV_{OV}^2 = \frac{1}{2}\cdot 1\text{mA}\cdot (V_G - 0.4\text{V})^2$$

case  $V_t + V_{DS} = 1.4 \text{V} \le V_G \le 1.8 \text{V}$ 

The NMOS is operating in the triode region.

$$i_D = k_n \left( V_{OV} - \frac{1}{2} V_{DS} \right) V_{DS} = 1 \text{mA} \cdot (V_G - 0.9)$$

5.39

**5.39** A*p*-channel transistor for which  $|V_i| = 0.8$  V and  $|V_A| = 40$  V operates in saturation with  $|v_{GS}| = 3$  V,  $|v_{DS}| = 4$  V, and  $i_D = 3$  mA. Find corresponding signed values for  $v_{GS}$ ,  $v_{SG}$ ,  $v_{DS}$ ,  $v_{SD}$ ,  $V_r$ ,  $V_A$ ,  $\lambda$ , and  $k_g'(W/L)$ .

$$v_{GS} = -3\mathsf{V}$$

$$v_{SG} = 3\mathsf{V}$$

$$v_{DS} = -4\mathsf{V}$$

$$v_{SD} = 4\mathsf{V}$$

$$V_t = -0.8 V$$


$$V_A = -40 \mathsf{V}$$

$$\lambda = \frac{1}{V_A} = -25 \mathrm{mV}$$

$$\begin{split} i_D &= \frac{1}{2} k_p (V_{GS} - V_t)^2 (1 + \lambda v_{DS}) \\ 3\text{mA} &= \frac{1}{2} k_p (-3 + 0.8)^2 (1 + .025 \cdot 4) \\ &\rightarrow k_p = 1.13\text{mA/V}^2 \end{split}$$

5.44

**D** 5.44 Design the circuit of Fig. P5.44 to establish a drain current of 0.1 mA and a drain voltage of +0.3 V. The MOSFET has  $V_t = 0.5$  V,  $\mu_s C_{ox} = 400 \, \mu \text{A/V}^2$ ,  $L = 0.4 \, \mu \text{m}$ , and  $W = 5 \, \mu \text{m}$ . Specify the required values for  $R_s$  and  $R_p$ .



find  $R_D$ 

We know the voltage drop across  $\mathcal{R}_{\mathcal{D}}$  and the branch current. So,

$$R_D = \frac{1\mathsf{V} - 0.3\mathsf{V}}{0.1\mathsf{mA}} = \boxed{7\mathsf{k}\Omega}$$

find  $\mathcal{R}_{\mathcal{S}}$ 

We need to know the voltage at the NMOS source,  $V_S$ , to figure out the voltage drop across  $R_S$ .

$$k_n = \mu_n C_{OX} \frac{W}{L} = 0.4 \mathrm{mA/V^2} \cdot \frac{5 \mu \mathrm{m}}{0.4 \mu \mathrm{m}} = 5 \mathrm{mA/V^2}$$

Since  $V_D > V_G$ , the NMOS is saturated. So,

$$i_D = \frac{1}{2}k_n v_{OV}^2$$
 
$$0.1\text{mA} = \frac{1}{2} \cdot 5\text{mA/V}^2 \cdot v_{OV}^2$$

$$V_{GS} = v_{OV} + V_t = 0.2 + 0.5 = 0.7 V$$


$$V_S = -0.7 V$$

 $v_{OV} = 0.2 V$ 

$$R_S = \frac{V_S - (-1\mathrm{V})}{i_D} = \frac{-0.7 + 1}{0.1\mathrm{mA}} = \boxed{3\mathrm{k}\Omega}$$

5.49

**D** 5.49 The PMOS transistor in the circuit of Fig. P5.49 has  $V_r = -0.5$  V,  $\mu_p C_{ox} = 100 \ \mu\text{A/V}^2$ ,  $L = 0.18 \ \mu\text{m}$ , and  $\lambda = 0$ . Find the values required for W and R in order to establish a drain current of  $180 \ \mu\text{A}$  and a voltage  $V_D$  of  $1 \ \text{V}$ .



$$R = \frac{V_D}{i_D} = \frac{1 \mathrm{V}}{.18 \mathrm{mA}} = \boxed{5.6 \mathrm{k}\Omega}$$

Since  $V_D = V_G$ , the PMOS is saturated.

$$i_D = \frac{1}{2} k_p' \frac{W}{L} (v_{SG} - |V_t|)^2$$


$$v_{SG} = V_{DD} - V_D = 0.8V$$

$$.18 \mathrm{mA} = \frac{1}{2} \cdot .1 \mathrm{mA/V^2} \cdot \frac{W}{.18 \mu \mathrm{m}} \cdot \left(0.8 \mathrm{V} - 0.5 \mathrm{V}\right)^2$$

$$\rightarrow \boxed{W=7.2 \mu \rm m}$$

5.51

D 5.51 The NMOS transistors in the circuit of Fig. P5.51 have  $V_t = 0.5 \text{ V}$ ,  $\mu_n C_{ox} = 90 \,\mu\text{A/V}^2$ ,  $\lambda = 0$ , and  $L_1 = L_2 =$  $L_3 = 0.5 \,\mu\text{m}$ . Find the required values of gate width for each of  $Q_1$ ,  $Q_2$ , and  $Q_3$  to obtain the voltage and current values indicated.



Since Vp=V6 for each NMOS, each NMOS is saturated. This gives,

For each Q,

$$\left(\omega = \frac{1}{(V_{os} - 0.5)^2}\right)$$

Case Qg (Vos=1):

5.56

**5.56** For each of the circuits in Fig. P5.56, find the labeled node voltages. For all transistors,  $k_{\rm k}'(W/L)=0.5~{\rm mA/V^2}$ ,  $V_{\rm r}=0.8~{\rm V}$ , and  $\lambda=0$ .

\$2.2 kΩ

**\$**400 kΩ

3 Vp . Va, So NMOS is saturated.

y2+6,22 V = 8.45 ° O

From python,

$$R = \frac{V_{S+S}}{i_p} \rightarrow i_p : \frac{V_{S+S}}{u_{00k}}$$