Skip to content

Commit

Permalink
Merge pull request #18 from HiassofT/43436S
Browse files Browse the repository at this point in the history
  • Loading branch information
chewitt committed Oct 29, 2021
2 parents 883b726 + 3e020f7 commit 3888ba2
Show file tree
Hide file tree
Showing 2 changed files with 63 additions and 0 deletions.
Binary file added firmware/brcm/brcmfmac43436s-sdio.bin
Binary file not shown.
63 changes: 63 additions & 0 deletions firmware/brcm/brcmfmac43436s-sdio.txt
Original file line number Diff line number Diff line change
@@ -0,0 +1,63 @@
# NVRAM file for BCM943430WLPTH
# 2.4 GHz, 20 MHz BW mode

# The following parameter values are just placeholders, need to be updated.
manfid=0x2d0
prodid=0x0727
vendid=0x14e4
devid=0x43e2
boardtype=0x0727
boardrev=0x1101
boardnum=22
macaddr=00:90:4c:c5:12:38
sromrev=11
boardflags=0x00404201
boardflags3=0x08000000
xtalfreq=37400
nocrc=1
ag0=255
aa2g=1
ccode=ALL

pa0itssit=0x20
extpagain2g=0

#PA parameters for 2.4GHz
pa2ga0=-191,6027,-713
AvVmid_c0=0x0,0xc8
cckpwroffset0=5

# PPR params
maxp2ga0=78
txpwrbckof=6
cckbw202gpo=0
legofdmbw202gpo=0x66111111
mcsbw202gpo=0x77711111
propbw202gpo=0xdd

# OFDM IIR :
ofdmdigfilttype=18
ofdmdigfilttypebe=18
# PAPD mode:
papdmode=1
papdvalidtest=1
pacalidx2g=45
papdepsoffset=-30
papdendidx=58

il0macaddr=00:90:4c:c5:12:38
wl0id=0x431b

deadman_to=0xffffffff
# muxenab: 0x1 for UART enable, 0x2 for GPIOs, 0x8 for JTAG
muxenab=0x1
# CLDO PWM voltage settings - 0x4 - 1.1 volt
#cldo_pwm=0x4

#VCO freq 326.4MHz
spurconfig=0x3

#SW based desense - Enable by default
#i.e using glitich statistcs as critria to change crsmin
glitch_based_crsmin=1

0 comments on commit 3888ba2

Please sign in to comment.