




The following guide describes how to configure the iis2st module and inserting it into the SOPC design.


## Contents

Configuration of component IIS2ST .....	3
Setting up clock signals in SOPC design .....	10
Setting up MM and ST bus in SOPC design .....	11
Configuration of PLL.....	12
SOPC Design with PLL and SOPC system and pin connections.....	16


## Configuration of component IIS2ST




Quartus Screen dumps for configuration of Audio design using the I12ST component (Exercise 10, ST Bus)




Quartus Screen dumps for configuration of Audio design using the I12ST component (Exercise 10, ST Bus)




## Quartus Screen dumps for configuration of Audio design using the I12ST component (Exercise 10, ST Bus)



## Quartus Screen dumps for configuration of Audio design using the I12ST component (Exercise 10, ST Bus)




Quartus Screen dumps for configuration of Audio design using the I12ST component (Exercise 10, ST Bus)





Quartus Screen dumps for configuration of Audio design using the I2S component (Exercise 10, ST Bus)



## Setting up clock signals in SOPC design

Target  
Device Family: Cyclone II

Clock Settings

Name	Source	MHz
clk_50	External	50,0
clk_12	External	12,0
clk_48k	External	1,0

Use	Connections	Name	Description	Clock	Base	End	IRQ	Tags
<input checked="" type="checkbox"/>		clk_50	Clock Source					
<input checked="" type="checkbox"/>		clk	Clock Output	clk_50				
<input checked="" type="checkbox"/>		clk_12	Clock Source					
<input checked="" type="checkbox"/>		clk	Clock Output	clk_12				
<input checked="" type="checkbox"/>		sram_0	SRAM/SSRAM Controller					
<input checked="" type="checkbox"/>		clock_reset	Clock Input	clk_50	0x0008_0000	0x000f_ffff		
<input checked="" type="checkbox"/>		jtag_uart_0	JTAG UART					
<input checked="" type="checkbox"/>		clk	Clock Input	clk_50	0x0010_1498	0x0010_149f		
<input checked="" type="checkbox"/>		timer_system	Interval Timer					
<input checked="" type="checkbox"/>		clk	Clock Input	clk_50	0x0010_1420	0x0010_143f		
<input checked="" type="checkbox"/>		sysid	System ID Peripheral					
<input checked="" type="checkbox"/>		clk	Clock Input	clk_50	0x0010_1490	0x0010_1497		
<input checked="" type="checkbox"/>		pio_output_0	PIO (Parallel I/O)					
<input checked="" type="checkbox"/>		clk	Clock Input	clk_50	0x0010_1480	0x0010_148f		
<input checked="" type="checkbox"/>		pio_output_1	PIO (Parallel I/O)					
<input checked="" type="checkbox"/>		clk	Clock Input	clk_50	0x0010_1470	0x0010_147f		
<input checked="" type="checkbox"/>		pio_input_0	PIO (Parallel I/O)					
<input checked="" type="checkbox"/>		clk	Clock Input	clk_50	0x0010_1460	0x0010_146f		
<input checked="" type="checkbox"/>		lcd_0	Character LCD					
<input checked="" type="checkbox"/>		clk	Clock Input	clk_50	0x0010_1450	0x0010_145f		
<input checked="" type="checkbox"/>		timer_timestamp	Interval Timer					
<input checked="" type="checkbox"/>		clk	Clock Input	clk_50	0x0010_1400	0x0010_141f		
<input checked="" type="checkbox"/>		cpu_0	Nios II Processor					
<input checked="" type="checkbox"/>		clk	Clock Input	clk_50	0x0010_0800	0x0010_0fff		
<input checked="" type="checkbox"/>		mm_bus_counter_0	Counter					
<input checked="" type="checkbox"/>		clockreset	Clock Input	clk_50	0x0010_1200	0x0010_13ff		
<input checked="" type="checkbox"/>		mm_bus_seven_seg...	Seven Segment Driver					
<input checked="" type="checkbox"/>		clockreset	Clock Input	clk_50	0x0010_1000	0x0010_11ff		
<input checked="" type="checkbox"/>		audio_and_video_co...	Audio and Video Config					
<input checked="" type="checkbox"/>		clock_reset	Clock Input	clk_50	0x0010_1440	0x0010_144f		
<input checked="" type="checkbox"/>		iis2st_0	i12st					
<input checked="" type="checkbox"/>		clock_12M	Clock Input	clk_12				
<input checked="" type="checkbox"/>		clock_48K	Clock Input	clk_48k				
<input checked="" type="checkbox"/>		clk_48k	Clock Source					
<input checked="" type="checkbox"/>		clk	Clock Output	clk_48k				

## Setting up MM and ST bus in SOPC design

Target

Device Family: Cyclone II

Clock Settings


Name	Source	MHz
clk_50	External	50,0
clk_12	External	12,0
clk_48k	External	1,0


Use	Connecti...	Name	Description	Clock	Base	End	IRQ	Ts
<input checked="" type="checkbox"/>		sram_0	SRAM/SSRAM Controller	[clock_reset]				
<input checked="" type="checkbox"/>		avalon_sram_slave	Avalon Memory Mapped Slave	clk_50	0x0008_0000	0x000F_FFFF		
<input checked="" type="checkbox"/>		jtag_uart_0	JTAG UART	clk				
<input checked="" type="checkbox"/>		avalon_jtag_slave	Avalon Memory Mapped Slave	clk_50	0x0010_1498	0x0010_149F		
<input checked="" type="checkbox"/>		timer_system	Interval Timer	clk				
<input checked="" type="checkbox"/>		s1	Avalon Memory Mapped Slave	clk_50	0x0010_1420	0x0010_143F		
<input checked="" type="checkbox"/>		sysid	System ID Peripheral	clk				
<input checked="" type="checkbox"/>		control_slave	Avalon Memory Mapped Slave	clk_50	0x0010_1490	0x0010_1497		
<input checked="" type="checkbox"/>		pio_output_0	PIO (Parallel I/O)	clk				
<input checked="" type="checkbox"/>		s1	Avalon Memory Mapped Slave	clk_50	0x0010_1480	0x0010_148F		
<input checked="" type="checkbox"/>		pio_output_1	PIO (Parallel I/O)	clk				
<input checked="" type="checkbox"/>		s1	Avalon Memory Mapped Slave	clk_50	0x0010_1470	0x0010_147F		
<input checked="" type="checkbox"/>		pio_input_0	PIO (Parallel I/O)	clk				
<input checked="" type="checkbox"/>		s1	Avalon Memory Mapped Slave	clk_50	0x0010_1460	0x0010_146F		
<input checked="" type="checkbox"/>		lcd_0	Character LCD	clk				
<input checked="" type="checkbox"/>		control_slave	Avalon Memory Mapped Slave	clk_50	0x0010_1450	0x0010_145F		
<input checked="" type="checkbox"/>		timer_timestamp	Interval Timer	clk				
<input checked="" type="checkbox"/>		s1	Avalon Memory Mapped Slave	clk_50	0x0010_1400	0x0010_141F		
<input checked="" type="checkbox"/>		cpu_0	Nios II Processor	clk				
<input checked="" type="checkbox"/>		instruction_master	Avalon Memory Mapped Master	clk_50				
<input checked="" type="checkbox"/>		data_master	Avalon Memory Mapped Master	clk				
<input checked="" type="checkbox"/>		jtag_debug_module	Avalon Memory Mapped Slave	clk	0x0010_0800	0x0010_0FFF	IRQ 0	IRQ 31
<input checked="" type="checkbox"/>		mm_bus_counter_0	Counter	[clockreset]				
<input checked="" type="checkbox"/>		s1	Avalon Memory Mapped Slave	clk_50	0x0010_1200	0x0010_13FF		
<input checked="" type="checkbox"/>		mm_bus_seven_seg...	Seven Segment Driver	[clockreset]				
<input checked="" type="checkbox"/>		s1	Avalon Memory Mapped Slave	clk_50	0x0010_1000	0x0010_11FF		
<input checked="" type="checkbox"/>		audio_and_video_co...	Audio and Video Config	[clock_reset]				
<input checked="" type="checkbox"/>		avalon_av_config_slave	Avalon Memory Mapped Slave	clk_50	0x0010_1440	0x0010_144F		
<input checked="" type="checkbox"/>		iis2st_0	i2st	clk_12				
<input checked="" type="checkbox"/>		avalon_streaming_sink	Avalon Streaming Sink	clk_48k				
<input checked="" type="checkbox"/>		avalon_streaming_sou...	Avalon Streaming Source	clk_48k				

## Configuration of PLL


1. Start the MegaWizard Plug-In Manager
2. Create a new custom megafunction
3. Search for the ALTPLL select it and name it SOPC\_PLL create it as a VHDL instance and press next
4. Set the input clock to 50 Mhz



5. Unmark to create a 'areset' input and 'locked' output




6. Create a second clock output c1 setting the multiplication factor to 6 and division factor to 25.




Quartus Screen dumps for configuration of Audio design using the I12ST component (Exercise 10, ST Bus)

Finally select to create a **Quartus II symbol file** and press finish



### Insert the new PLL symbol into the design



## SOPC Design with PLL and SOPC system and pin connections

