
Audio design using external PLL (archive : sopc_ii2st)

Below is shown a simple version of the design found in the archive sopc_ii2st.arc.





The following guide describes how to configure the iis2st module and inserting it into the SOPC design.


Contents


Configuration of component IIS2ST	3
Setting up clock signals in SOPC design	10
Setting up MM and ST bus in SOPC design	11
Configuration of PLL	12
SOPC Design with PLL and SOPC system and pin connections	16


Configuration of component IIS2ST



















Setting up clock signals in SOPC design




Setting up MM and ST bus in SOPC design




Configuration of PLL


- 1. Start the MegaWizard Plug-In Manager
- 2. Create a new custom megafunction
- 3. Search for the ALTPLL select it and name it SOPC_PLL create it as a VHDL instance and press next
- 4. Set the input clock to 50 Mhz




5. Unmark to create a 'areset' input and 'locked' output




6. Create a second clock output c1 setting the multiplication factor to 6 and division factor to 25.



Finally select to create a Quartus II symbol file and press finish



Insert the new PLL symbol into the design



SOPC Design with PLL and SOPC system and pin connections

