Skip to content
Verilog emulation "Specialist M" computer (USSR)
Verilog
Branch: master
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
DRAM16XN.v
README.md
blk_mem.mif
blk_mem.v
blk_mem_color.v
comm_fpga_fx2.v
convert_30to15_fifo.v
dcm.v
dvi_encoder.v
dvi_out.v
encode.v
fifo_generator_v9_3_0.v
io.v
main.bit
main.ucf
main.v
sample.jpg
selector.v
serdes_n_to_1.v
startup.coe
vga.v
vga1920x1080x60.v
video.v
vm80a.v

README.md

#v.specialistm

Verilog computer "Specialist M" on Digilent Atlys board.

Video out to HDMI 1920 * 1080 * 60.

Keboard events & upload memory by fpgalink. Hardware button - RST (initial start).

COE file for memory (BIOS at 0xC000) BIT file is complete bitstream for Digilent Atlys board.

Sample

You can’t perform that action at this time.