


BCD DECADE/MODULO 16 BINARY SYNCHRONOUS BI-DIRECTIONAL COUNTERS

The SN54/74LS168 and SN54/74LS169 are fully synchronous 4-stage up/down counters featuring a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. The SN54/74LS168 counts in a BCD decade (8, 4, 2, 1) sequence, while the SN54/74LS169 operates in a Modulo 16 binary sequence. All state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the clock.

- Low Power Dissipation 100 mW Typical
- High-Speed Count Frequency 30 MHz Typical
- Fully Synchronous Operation
- Full Carry Lookahead for Easy Cascading
- Single Up/Down Control Input
- Positive Edge-Trigger Operation
- Input Clamp Diodes Limit High-Speed Termination Effects

CONNECTION DIAGRAM DIP (TOP VIEW)



PIN NAMES

LOADING (Note a)

LOW

	_	111011	2011
CEP	Count Enable Parallel (Active LOW) Input	0.5 U.L.	0.25 U.L.
CET	Count Enable Trickle (Active LOW) Input	1.0 U.L.	0.5 U.L.
CP	Clock Pulse (Active positive going edge) Input	0.5 U.L.	0.25 U.L.
PE_	Parallel Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
U/D	Up-Down Count Control Input	0.5 U.L.	0.25 U.L.
P ₀ -P ₃	Parallel Data Inputs	0.5 U.L.	0.25 U.L.
$Q_0 - Q_3$	Flip-Flop Outputs	10 U.L.	5 (2.5) U.L.
TC	Terminal Count (Active LOW) Output	10 U.L.	5 (2.5) U.L.
NOTES:			


a. 1 TTL Unit Load (U.L.) = $40 \mu A HIGH/1.6 mA LOW$.


b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

SN54/74LS168 SN54/74LS169

BCD DECADE/MODULO 16 BINARY SYNCHRONOUS BI-DIRECTIONAL COUNTERS

LOW POWER SCHOTTKY






STATE DIAGRAMS

SN54/74LS168


UP/DOWN DECADE COUNTER



SN54/74LS168

UP: $\mathsf{TC} = \mathsf{Q}_0 \cdot \mathsf{Q}_3 \cdot (\mathsf{U/D})$ DOWN: $TC = \overline{Q}_0 \cdot \overline{Q}_1 \cdot \overline{Q}_2 \cdot \overline{Q}_3 \cdot (\overline{U/D})$

SN54/74LS169




SN54/74LS169

UP: $\mathsf{TC} = \mathsf{Q}_0 \cdot \mathsf{Q}_1 \cdot \mathsf{Q}_2 \cdot \mathsf{Q}_3 \cdot (\mathsf{U/D})$ DOWN: $TC = \overline{Q}_0 \cdot \overline{Q}_1 \cdot \overline{Q}_2 \cdot \overline{Q}_3 \cdot (\overline{U/D})$


LOGIC DIAGRAMS

SN54/74LS168



LOGIC DIAGRAMS (continued)

SN54/74LS169



GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
lOH	Output Current — High	54, 74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

		Limits						
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Inpu	t LOW Voltage for
		74			0.8	ľ	All Inputs	
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54	2.5	3.5		V	V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH} or V_{IL} per Truth Table	
		74	2.7	3.5		V		
VoL	Output LOW Voltage	54, 74		0.25	0.4	٧		V _{CC} = V _{CC} MIN,
		74		0.35	0.5	٧	I _{OL} = 8.0 mA	VIN = VIL or VIH per Truth Table
lін	Input HIGH Current Other Inputs CET Input				20 40	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
	Other Input CET Input				0.1 0.2	mA	V _{CC} = MAX, V _{IN} = 7.0 V	
I _{IL}	Input LOW Current Other Input CET Input				-0.4 -0.8	mA	V _{CC} = MAX, V _{IN}	ı = 0.4 V
los	Short Circuit Current (Note 1)		-20		-100	mA	V _{CC} = MAX	
Icc	Power Supply Current				34	mA	V _{CC} = MAX	

Note 1: Not more than one output should be shorted at one time, nor for more than 1 second.

FUNCTIONAL DESCRIPTION

The SN54/74LS168 and SN54/74LS169 use edgetriggered D-type flip-flops that have no constraints on changing the control or data input signals in either state of the Clock. The only requirement is that the various inputs attain the desired state at least a set-up time before the rising edge of the clock and remain valid for the recommended hold time thereafter.

The parallel load operation takes precedence over the \underline{oth} er operations, as indicated in the Mode Select Table. When PE is LOW, the data on the P $_0$ -P $_3$ inputs enters the flip-flops on the next \underline{rising} edge \underline{of} the Clock. In order \underline{for} counting to occur, both CEP and CET must be LOW and PE must be HIGH. The U/D input then determines the direction of counting.

The Terminal Count (TC) output is normally HIGH and goes LOW, provided that CET is LOW, when a counter reaches zero in the COUNT DOWN mode or reaches <u>15</u> (9 for the SN54/74LS168) in the COUNT UP mode. The <u>TC</u> output state is not a function of the Count Enable Parallel (CEP) input level. The TC output of the SN54/74LS168 decade counter can also be LOW in the illegal states 11, 13 and 15, which can occur when power is turned on or via parallel loading. If illegal state occurs, the SN54/74LS168 will return to the legitimate sequence within two counts. Since the TC signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on TC. For this reason the use of TC as a clock signal is not recommended.

MODE SELECT TABLE

PE	CEP	CET	U/D	Action on Rising Clock Edge
L	X	X	X	Load (Pn → Qn)
H	L	L	H	Count Up (increment)
H	L	L	L	Count Down (decrement)
H	H	X	X	No Change (Hold)
H	X	H	X	No Change (Hold)

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

AC CHARACTERISTICS ($T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$)

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
fMAX	Maximum Clock Frequency	25	32		MHz	
^t PLH ^t PHL	Propaga <u>tion</u> Delay, Clock to TC		23 23	35 35	ns	
^t PLH ^t PHL	Propagation Delay, Clock to any Q		13 15	20 23	ns	V _{CC} = 5.0 V C _L = 15 pF
^t PLH ^t PHL	<u>Propagatio</u> n Delay, CET to TC		15 15	20 20	ns	- '
t _{PLH} t _{PHL}	Propag <u>atio</u> n Delay, U/D to TC		17 19	25 29	ns	

AC SETUP REQUIREMENTS $(T_A = 25^{\circ}C)$

		Limits						
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions		
t _W	Clock Pulse Width	25			ns			
t _S	Setup Time, Data or Enable	20			ns			
t _S	<u>Set</u> up Time PE	25			ns	V _{CC} = 5.0 V		
t _S	Se <u>tu</u> p Time U/D	30			ns			
th	Hold Time Any Input	0			ns			

AC WAVEFORMS




Figure 1. Clock to Output Delays, Count Frequency, and Clock Pulse Width




Figure 2. Count Enable Trickle Input To Terminal Count Output Delays




Figure 3. Clock to Terminal Delays




Figure 4. Setup Time (t_S) and Hold (t_h) for Parallel Data Inputs




Figure 5. Setup Time and Hold Time for Count Enable and Parallel Enable Inputs, and Up-Down Control Inputs




Figure 6. Up-Down Input to Terminal Count Output Delays