# MCUXpresso SDK Release Notes Supporting frdmkv11z

**Change Logs** 



## **Contents**

## **Driver Change Log**

CLOCK	1
DSPI_CMSIS · · · · · · · · · · · · · · · · · ·	1
12C	2
<b>UART</b>	2
ADC16	3
CMP	3
COMMON	4
CRC	5
DAC·····	6
DMAMUX · · · · · · · · · · · · · · · · · · ·	6
DSPI	7
EDMA · · · · · · · · · · · · · · · · · · ·	8
<b>EWM</b>	11
FLASH · · · · · · · · · · · · · · · · · · ·	12
FLEXCAN	13
FTM	17
GPIO · · · · · · · · · · · · · · · · · · ·	19
12C	21
LLWU·····	22
I.PTMR	23

Title Page	No.
MMDVSQ · · · · · · · · · · · · · · · · · · ·	24
PDB	24
PMC	24
PORT	25
RCM	25
SIM	26
SMC	26
UART	27
UART_EDMA ·····	29
UART_FREERTOS · · · · · · · · · · · · · · · · · · ·	29
WDOG	30
Middleware Change Log	
FatFs for MCUXpresso SDK · · · · · · · · · · · · · · · · · · ·	31
FreeMASTER Communication Driver	31
MOTOR_CONTROL for KSDK · · · · · · · · · · · · · · · · · · ·	32
RTCESL for KSDK · · · · · · · · · · · · · · · · · · ·	32
SAFETY_IEC60730B for KSDK · · · · · · · · · · · · · · · · · · ·	33
SD(SPI) Card driver for MCUXpresso SDK · · · · · · · · · · · · · · · · · · ·	33
Component Change Log	
SERIAL MANACER	3/1

## 1 Driver Change Log

#### **CLOCK**

Current CLOCK driver version is 2.4.1

- 2.4.1
  - Bug Fixes
    - \* Fixed MISRA C-2012 rule 10.1, rule 10.4, rule 10.8, rule 15.5 and so on.
- 2.4.0
  - New feature:
    - \* Moved SDK\_DelayAtLeastUs function from clock driver to common driver.
- 2.3.0
  - New feature -Added two APIs to set slow and fast internal reference clock variable.
- 2.2.2
  - Fix the issue for MISRA-2012 check.
    - \* Fixed rule 10.4, rule 10.1, rule 10.6, rule 13.5, rule 10.8.
  - Bug Fix:
    - \* Fix incorrect External Oscillator Configuration sequence and ensure oscillator configuration be executed before it be enabled.
- 2.2.1
  - Bug Fix:
    - \* Fix the issue that MCG could not switch to FEE/FBE/PBE modes when OSCERCLK clock not enabled.
- 2.2.0
  - New Features:
    - \* [KPSDK-9157] Update CLOCK\_SetFeiMode/CLOCK\_SetFbiMode/CLOCK\_BootTo-FeiMode() to support set MCG\_C4[DMX32]=1 in FEI/FBI modes.
  - Bug Fix:
    - \* Update IP\_CLOCKS array, remove unused gates and add missing gates.
- 2.1.0
  - Other Changes:
    - \* Merge fsl mcg and fsl osc into fsl clock.
- 2.0.0
  - Initial version.

## **DSPI\_CMSIS**

Current dspi\_cmsis driver version is 2.3

- 2.3
  - Bug Fixes
    - \* Fixed the MISRA-2012 violations.
      - · Fixed rule 8.4, 8.6, 10.1, 10.3, 10.4, 11.1, 11.8, 14.4, 16.1, 16.3, 17.7, 17.3, 17.7, 20.9.

MCUXpresso SDK Release Notes Supporting frdmkv11z, Rev 2.12.0, 7/2022

- 2.2
  - Bug Fixes
    - \* Fixed the bug that, the parameter num of APIs ARM\_SPI\_Transfer, ARM\_SPI\_Send and ARM\_SPI\_Receive, and the return value of API ARM\_SPI\_GetDataCount should be the number of data item defined by datawidth, rather than the number of byte.
- 2.1
  - Bug Fixes
    - \* Fixed the wrong clock polarity assignment in driver. For ARM\_SPI\_CPOL0\_CPHA0 and other frame format parameters, CPOL = 0 means kSPI\_ClockPolarityActiveHigh not kSPI\_ClockPolarityActiveLow in driver.
  - New Features
    - \* Allowed user to set up the default transmit value by using ARM\_SPI\_SET\_DEFAULT\_-TX\_VALUE.
    - \* Enabled slave select mode. Note this has no effect when user sets any of them because the driver can only support the hardware control function.
- 2.0
  - Initial version.

#### I<sub>2</sub>C

Current I2C CMSIS driver version is 2.2.0

- 2.2.0
  - Bug Fixes
    - \* Fixed the MISRA-2012 violations.
      - · Fixed rule 8.4, 8.6, 10.1, 10.3, 10.4, 11.1, 11.8, 14.4, 16.1, 16.3, 17.7, 17.3, 17.7, 20.9.
- 2.0.1
  - Bug Fixes
    - \* In ARM\_I2C\_ABORT\_TRANSFER operation in I2C\_InterruptControl, the method to check if I2C is operating as slave is not correct, then master may have potential risk to block at the slave check code.
- 2.0.0
  - Initial version.

#### **UART**

The current UART CMSIS driver version is 2.1

- 2.1
  - Bug Fixes
    - \* Fixed the MISRA-2012 violations.
      - · Fixed rule 8.48.610.110.310.411.111.914.415.716.116.316.416.617.720.720.9.
- 2.0
  - Initial version.

#### ADC<sub>16</sub>

The current ADC16 driver version is 2.3.0.

- 2.3.0
  - Improvements
    - \* Added new API ADC16\_EnableAsynchronousClockOutput() to enable/disable ADACK output.
    - \* In ADC16\_GetDefaultConfig(), set enableAsynchronousClock to false.
- 2.2.0
  - Improvements
    - \* Added hardware average mode in adc\_config\_t structure, then the hardware average mode can be set by invoking ADC16\_Init() function.
- 2.1.0
  - New Features:
    - \* Supported KM series' new ADC reference voltage source, bandgap from PMC.
- 2.0.3
  - Bug Fixes
    - \* Fixed IAR warning Pa082: the order of volatile access should be defined.
- 2.0.2
  - Improvements
    - \* Used conversion control feature macro instead of that in IO map.
- 2.0.1
  - Bug Fixes
    - \* Fixed MISRA-2012 rules.
      - · Rule 16.4, 10.1, 13.2, 14.4 and 17.7.
- 2.0.0
  - Initial version

#### **CMP**

The current CMP driver version is 2.0.2.

- 2.0.2
  - Bug Fixes
    - \* Fixed the violations of MISRA 2012 rules:
      - · Rule 10.3
- 2.0.1
  - Bug Fixes
    - \* Fixed MISRA-2012 rules.
      - · Rule 14.4, rule 10.3, rule 10.1, rule 10.4 and rule 17.7.
- 2.0.0
  - Initial version.

#### COMMON

The current COMMON driver version is 2.3.2.

- 2.3.2
  - Improvements
    - \* Make driver aarch64 compatible
- 2.3.1
  - Bug Fixes
    - \* Fixed MAKE\_VERSION overflow on 16-bit platforms.
- 2.3.0
  - Improvements
    - \* Split the driver to common part and CPU architecture related part.
- 2.2.10
  - Bug Fixes
    - \* Fixed the ATOMIC macros build error in cpp files.
- 2.2.9
  - Bug Fixes
    - \* Fixed MISRA C-2012 issue, 5.6, 5.8, 8.4, 8.5, 8.6, 10.1, 10.4, 17.7, 21.3.
    - \* Fixed SDK\_Malloc issue that not allocate memory with required size.
- 2.2.8
  - Improvements
    - \* Included stddef.h header file for MDK tool chain.
  - New Features:
    - \* Added atomic modification macros.
- 2.2.7
  - Other Change
    - \* Added MECC status group definition.
- 2.2.6
  - Other Change
    - \* Added more status group definition.
  - Bug Fixes
    - \* Undef \_\_VECTOR\_TABLE to avoid duplicate definition in cmsis\_clang.h
- 2.2.5
  - Bug Fixes
    - \* Fixed MISRA C-2012 rule-15.5.
- 2.2.4
  - Bug Fixes
    - \* Fixed MISRA C-2012 rule-10.4.
- 2.2.3
  - New Features
    - \* Provided better accuracy of SDK\_DelayAtLeastUs with DWT, use macro SDK\_DELA-Y\_USE\_DWT to enable this feature.
    - \* Modified the Cortex-M7 delay count divisor based on latest tests on RT series boards, this setting lets result be closer to actual delay time.
- 2.2.2

5

- New Features
  - \* Added include RTE\_Components.h for CMSIS pack RTE.
- 2.2.1
  - Bug Fixes
    - \* Fixed violation of MISRA C-2012 Rule 3.1, 10.1, 10.3, 10.4, 11.6, 11.9.
- 2.2.0
  - New Features
    - \* Moved SDK\_DelayAtLeastUs function from clock driver to common driver.
- 2.1.4
  - New Features
    - \* Added OTFAD into status group.
- 2.1.3
  - Bug Fixes
    - \* MISRA C-2012 issue fixed.
      - · Fixed the rule: rule-10.3.
- 2.1.2
  - Improvements
    - \* Add SUPPRESS\_FALL\_THROUGH\_WARNING() macro for the usage of suppressing fallthrough warning.
- 2.1.1
  - Bug Fixes
    - \* Deleted and optimized repeated macro.
- 2.1.0
  - New Features
    - \* Added IRQ operation for XCC toolchain.
    - \* Added group IDs for newly supported drivers.
- 2.0.2
  - Bug Fixes
    - \* MISRA C-2012 issue fixed.
      - · Fixed the rule: rule-10.4.
- 2.0.1
  - Improvements
    - \* Removed the implementation of LPC8XX Enable/DisableDeepSleepIRQ() function.
    - \* Added new feature macro switch "FSL\_FEATURE\_HAS\_NO\_NONCACHEABLE\_S-ECTION" for specific SoCs which have no noncacheable sections, that helps avoid an unnecessary complex in link file and the startup file.
    - \* Updated the align(x) to attribute(aligned(x)) to support MDK v6 armclang compiler.
- 2.0.0
  - Initial version.

#### **CRC**

The current CRC driver version is 2.0.3.

6

- 2.0.3
  - Bug fix:
    - \* Fix MISRA issues.
- 2.0.2
  - Bug fix:
    - \* Fix MISRA issues.
- 2.0.1
  - Bug fix:
    - \* DATA and DATALL macro definition moved from header file to source file.
- 2.0.0
  - Initial version.

#### DAC

The current DAC driver version is 2.0.2.

- 2.0.2
  - Bug Fixes
    - \* Fixed MISRA-2012 issues:
      - · Rule 10.3, 10.8 and 17.7.
- 2.0.1
  - Bug Fixes
    - \* Moved the default DAC\_Enable(..., true) from DAC\_Init() to the application code so that users can enable the DAC's output.
- 2.0.0
  - Initial version.

#### **DMAMUX**

The current DMAMUX driver version is 2.0.5.

- 2.0.5
  - Improvements
    - \* Added feature FSL\_FEATURE\_DMAMUX\_CHCFG\_REGISTER\_WIDTH for the difference of CHCFG register width.
- 2.0.4
  - Bug Fixes
    - \* Fixed violations of MISRA C-2012 rule 10.4.
- 2.0.3
  - Bug Fixes
    - \* Fixed the issue for MISRA-2012 check.
      - · Fixed rule 10.4 and rule 10.3.
- 2.0.2
  - New Features

- \* Added an always-on enable feature to a DMA channel for ULP1 DMAMUX support.
- 2.0.1
  - Bug Fixes
    - \* Fixed the build warning issue by changing the type of parameter source from uint8\_t to uint32\_t when setting DMA request source in DMAMUX\_SetSourceChange.
- 2.0.0
  - Initial version.

#### **DSPI**

The current dspi driver version is 2.2.4.

- 2.2.4
  - Bug Fixes
    - \* Fixed bug that instance with shared TR/RX EDMA request cannot transfer 1 datawidth of data as master in single transfer.
- 2.2.3
  - Improvements
    - \* Added macro of getting maximum transfer size using EDMA way.
- 2.2.2
  - Bug Fixes
    - \* MISRA C-2012 issue fixed:
      - · Fixed rules, containing: 10.8, 10.3.
    - \* Fixed the build warning issue.
    - \* Fixed the bug that PCS would temporarily pull down for a while during master initialization.
    - \* Fixed compiling error of undefined identifier g\_dspiDummyData.
    - \* Changed the type of kDSPI\_AllStatusFlag and kDSPI\_AllInterruptEnable from int to uint32\_t to fix Pe068 warning of integer conversion.
    - \* Eliminated IAR Pa082 warning in DSPI\_MasterTransferDMA.
- 2.2.1
  - Bug Fixes
    - \* Fixed the bug for double execution of transfer complete callback in master interrupt transfer mode. In the interrupt routine, the DSPI interrupt may drop in the situation of the interrupt pending by itself while receiving the last frame, adding check to the transfer state to execute the callback function.
    - \* Fixed wrong logic in DSPI\_SetFifoEnable().
    - \* MISRA C-2012 issue fixed.
      - Fixed rules, containing: rule-12.1, rule-17.7, rule-16.4, rule-14.4, rule-10.4, rule-10.8, rule-10.3, rule-10.1, rule-10.6, rule-13.5, rule-11.3, rule-13.2, rule-8.3, and rule-8.5.
- 2.2.0
  - New Features
    - \* Added gasket feature for SPI EDMA driver, which reduces one channel used in the EDMA master transfer. With this feature support, only two channels are needed. For

MCUXpresso SDK Release Notes Supporting frdmky11z

8

example, if the gasket feature is supported, we could use the DSPI\_MasterTransfer-CreateHandleEDMA function like below: DSPI\_MasterTransferCreateHandleEDMA(E-XAMPLE\_DSPI\_MASTER\_BASEADDR, &g\_dspi\_edma\_m\_handle, DSPI\_Master-UserCallback, &userData, &dspiEdmaMasterRxRegToRxDataHandle, NULL, &dspi-EdmaMasterIntermediaryToTxRegHandle);

- \* Added dummy data setup API to allow users to configure the dummy data to be transferred.
- \* Added new APIs for half-duplex transfer function. Users can send and receive data by one API in the polling/interrupt/EDMA way, and they can choose either to transmit first or to receive first. Additionally, the PCS pin can be configured as assert status in transmission (between transmit and receive) by setting the isPcsAssertInTransfer to true.
- 2.1.4
  - Bug Fixes
    - \* DSPI EDMA driver: the DSPI instance has been separated, so the DMA request source can now transfer up to 32767 Bytes data in one DSPI\_MasterTransferEDMA() transfer.
- 2.1.3
  - Bug Fixes
    - \* DSPI EDMA driver can no longer support the case that the transfer data size is odd, but the bitsPerFrame is greater than 8.
  - Improvements
    - \* Added #ifndef/#endif to allow users to change the default TX value at compile time.
- 2.1.2
  - Bug Fixes
    - \* DSPI\_MasterTransferBlocking function would hang in some corner cases (for example, some cases with bitsPerFrame is 4,6 and kDSPI MasterPcsContinuous transfer mode).
- 2.1.1
  - Bug Fixes
    - \* Set the EOQ (End Of Queue) bit to TRUE for the last transfer in transactional APIs.
- 2.1.0
  - New Features
    - \* Added Transfer prefix in transactional APIs.
- 2.0.0
  - Initial version.

#### **EDMA**

The current eDMA driver version is 2.4.4.

- 2.4.4
  - Bug Fixes
    - \* Fixed comments by replacing STCD with TCD
    - \* Fixed the TCD overwrite issue when submit transfer request in the callback if there is a active TCD in hardware.
    - \* Fixed violations of MISRA C-2012 rule 10.8,5.6.

#### • 2.4.3

- Improvements
  - \* Added FSL\_FEATURE\_MEMORY\_HAS\_ADDRESS\_OFFSET to convert the address between system mapped address and dma quick access address.
- Bug Fixes
  - \* Fixed the wrong tcd done count calculated in first TCD interrupt for the non scatter gather case.

#### • 2.4.2

- Bug Fixes
  - \* Fixed the wrong tcd done count calculated in first TCD interrupt by correct the initial value of the header.
  - \* Fixed violations of MISRA C-2012 rule 10.3, 10.4.

#### • 2.4.1

- Bug Fixes
  - \* Added clear CITER and BITER registers in EDMA\_AbortTransfer to make sure the TCD registers in a correct state for next calling of EDMA\_SubmitTransfer.
  - \* Removed the clear DONE status for ESG not enabled case to avoid DONE bit cleared unexpectedly.

#### • 2.4.0

- Improvements
  - \* Added api EDMA\_EnableContinuousChannelLinkMode to support continuous link mode.
  - \* Added apis EDMA\_SetMajorOffsetConfig/EDMA\_TcdSetMajorOffsetConfig to support major loop address offset feature.
  - \* Added api EDMA\_EnableChannelMinorLoopMapping for minor loop offset feature.
  - \* Removed the reduntant IRQ Handler in edma driver.

#### • 2.3.2

- Improvements
  - \* Fixed HIS ccm issue in function EDMA PrepareTransferConfig.
  - \* Fixed violations of MISRA C-2012 rule 11.6, 10.7, 10.3, 18.1.
- Bug Fixes
  - \* Added ACTIVE & BITER & CITER bitfields to determine the channel status to fixed the issue of the transfer request cannot submit by function EDMA\_SubmitTransfer when channel is idle.

#### • 2.3.1

- Improvements
  - \* Added source/destination address alignment check.
  - \* Added driver IRQ handler support for multi DMA instance in one SOC.

#### • 2.3.0

- Improvements
  - \* Added new api EDMA\_PrepareTransferConfig to allow different configurations of width and offset.
- Bug Fixes
  - \* Fixed violations of MISRA C-2012 rule 10.4, 10.1.
  - \* Fixed the Coverity issue regarding out-of-bounds write.

#### MCUXpresso SDK Release Notes Supporting frdmky11z

- 2.2.0
  - Improvements
    - \* Added peripheral-to-peripheral support in EDMA driver.
- 2.1.9
  - Bug Fixes
    - \* Fixed MISRA issue: Rule 10.7 and 10.8 in function EDMA\_DisableChannelInterrupts and EDMA\_SubmitTransfer.
    - \* Fixed MISRA issue: Rule 10.7 in function EDMA\_EnableAsyncRequest.
- 2.1.8
  - Bug Fixes
    - \* Fixed incorrect channel preemption base address used in EDMA\_SetChannelPreemption-Config API which causes incorrect configuration of the channel preemption register.
- 2.1.7
  - Bug Fixes
    - \* Fixed incorrect transfer size setting.
      - · Added 8 bytes transfer configuration and feature for RT series;
      - · Added feature to support 16 bytes transfer for Kinetis.
    - \* Fixed the issue that EDMA\_HandleIRQ would go to incorrect branch when TCD was not used and callback function not registered.
- 2.1.6
  - Bug Fixes
    - \* Fixed KW3X MISRA Issue.
      - · Rule 14.4, 10.8, 10.4, 10.7, 10.1, 10.3, 13.5, and 13.2.
  - Improvements
    - \* Cleared the IRQ handler unavailable for specific platform with macro FSL\_FEATURE\_-EDMA\_MODULE\_CHANNEL\_IRQ\_ENTRY\_SHARED\_OFFSET.
- 2.1.5
  - Improvements
    - \* Improved EDMA IRQ handler to support half interrupt feature.
- 2.1.4
  - Bug Fixes
    - \* Cleared enabled request, status during EDMA\_Init for the case that EDMA is halted before reinitialization.
- 2.1.3
  - Bug Fixes
    - \* Added clear DONE bit in IRQ handler to avoid overwrite TCD issue.
    - \* Optimized above solution for the case that transfer request occurs in callback.
- 2.1.2
  - Improvements
    - \* Added interface to get next TCD address.
    - \* Added interface to get the unused TCD number.
- 2.1.1
  - Improvements
    - \* Added documentation for eDMA data flow when scatter/gather is implemented for the EDMA\_HandleIRQ API.

MCUXpresso SDK Release Notes Supporting frdmkv11z

- \* Updated and corrected some related comments in the EDMA\_HandleIRQ API and edmahandle t struct.
- 2.1.0
  - Improvements
    - \* Changed the EDMA\_GetRemainingBytes API into EDMA\_GetRemainingMajorLoop-Count due to eDMA IP limitation (see API comments/note for further details).
- 2.0.5
  - Improvements
    - \* Added pubweak DriverIRQHandler for K32H844P (16 channels shared).
- 2.0.4
  - Improvements
    - \* Added support for SoCs with multiple eDMA instances.
    - \* Added pubweak DriverIRQHandler for KL28T DMA1 and MCIMX7U5\_M4.
- 2.0.3
  - Bug Fixes
    - \* Fixed the incorrect pubweak IRQHandler name issue, which caused re-definition build errors when client set his/her own IRQHandler, by changing the 32-channel IRQHandler name to DriverIRQHandler.
- 2.0.2
  - Bug Fixes
    - \* Fixed incorrect minorLoopBytes type definition in \_edma\_transfer\_config struct, and defined minorLoopBytes as uint32 t instead of uint16 t.
- 2.0.1
  - Bug Fixes
    - \* Fixed the eDMA callback issue (which did not check valid status) in EDMA\_HandleIRQ API.
- 2.0.0
  - Initial version.

#### **EWM**

The current EWM driver version is 2.0.3.

- 2.0.3
  - Bug Fixes
    - \* Fixed violation of MISRA C-2012 rules: 10.1, 10.3.
- 2.0.2
  - Bug Fixes
    - \* Fixed violation of MISRA C-2012 rules: 10.3, 10.4.
- 2.0.1
  - Bug Fixes
    - \* Fixed the hard fault in EWM\_Deinit.
- 2.0.0
  - Initial version.

#### **FLASH**

#### Current FLASH driver version is 3.1.2

- 3.1.2
  - Bug Fixes Remove redundant comments.
- 3.1.1
  - Bug Fixes MISRA C-2012 issue fixed: rule 10.3
- 3.1.0
  - New Feature
    - \* Support erase flash asynchronously.
- 3.0.2
  - Bug Fixes MISRA C-2012 issue fixed: rule 8.4, 17.7, 10.4, 16.1, 21.15, 11.3, 10.7 building warning -Wnull-dereference on arm compiler v6
- 3.0.1
  - New Features
    - \* Added support FlexNVM alias for (kw37/38/39).
- 3.0.0
  - Improvements
    - \* Reorganized FTFx flash driver source file.
    - \* Extracted flash cache driver from FTFx driver.
    - \* Extracted flexnvm flash driver from FTFx driver.
- 2.3.1
  - Bug Fixes
    - \* Unified Flash IFR design from K3.
    - \* New encoding rule for K3 flash size.
- 2.3.0
  - New Features
    - \* Added support for device with LP flash (K3S/G).
    - \* Added flash prefetch speculation APIs.
  - Improvements
    - \* Refined flash\_cache\_clear function.
    - \* Reorganized the member of flash\_config\_t struct.
- 2.2.0
  - New Features
    - \* Supported FTFL device in FLASH Swap API.
    - \* Supported various pflash start addresses.
    - \* Added support for KV58 in cache clear function.
    - \* Added support for device with secondary flash (KW40).
  - Bug Fixes
    - \* Compiled execute-in-ram functions as PIC binary code for driver use.
    - \* Added missed flexram properties.
    - \* Fixed unaligned variable issue for execute-in-ram function code array.
- 2.1.0
  - Improvements
    - \* Updated coding style to align with KSDK 2.0.

MCUXpresso SDK Release Notes Supporting frdmkv11z

- \* Different-alignment-size support for pflash and flexnvm.
- \* Improved the implementation of execute-in-ram functions.
- 2.0.0
  - Initial version

#### **FLEXCAN**

The current FLEXCAN driver version is 2.8.6.

- 2.8.6
  - Fix Coverity overrun issues in fsl\_flexcan\_edma driver.
- 2.8.5
  - Improvements
    - \* Make driver aarch64 compatible.
- 2.8.4
  - Bug Fixes
    - \* Fixed FlexCan\_Errata\_6032 to disable all interrupts.
- 2.8.3
  - Bug Fixes
    - \* Fixed an issue with the FLEXCAN\_EnableInterrupts and FLEXCAN\_DisableInterrupts interrupt enable bits in the CTRL1 register.
- 2.8.2
  - Bug Fixes
    - \* Fixed errors in timing calculations and simplify the calculation process.
    - \* Fixed issue of CBT and FDCBT register may write failure.
- 2.8.1
  - Bug Fixes
    - \* Fixed the issue of CAN FD three sampling points.
    - \* Added macro to support the devices that no MCR[SUPV] bit.
    - \* Remove unnecessary clear WMB operations.
- 2.8.0
  - Improvements
    - \* Update config configuration.
      - · Added enableSupervisorMode member to support enable/disable Supervisor mode.
    - \* Simplified the algorithm in CAN FD improved timing APIs.
- 2.7.1
  - Bug Fixes
    - \* Fixed violations of the MISRA C-2012 rules 10.3, 10.7.
- 2.7.0
  - Improvements
    - \* Update config configuration.
      - · Added enablePretendedeNetworking member to support enable/disable Pretended Networking feature.
      - · Added enable Transceiver Delay Measure member to support enable/disable Transceiver

MCUXpresso SDK Release Notes Supporting frdmky11z

Delay MeasurementPretended feature.

- · Added bitRate/bitRateFD member to work as baudRate/baudRateFD member union.
- \* Rename all "baud" in code or comments to "bit" to align with the CAN spec.
- \* Added Pretended Networking mode related APIs.
  - · FLEXCAN SetPNConfig
  - · FLEXCAN GetPNMatchCount
  - · FLEXCAN\_ReadPNWakeUpMB
- \* Added support for Enhanced Rx FIFO.
- \* Removed independent memory error interrupt/status APIs and put all interrupt/status control operation into FLEXCAN\_EnableInterrupts/FLEXCAN\_DisableInterrupts and F-LEXCAN\_GetStatusFlags/FLEXCAN\_ClearStatusFlags APIs.
- \* Update improved timing APIs to make it calculate improved timing according to CiA doc recommended.
  - · FLEXCAN\_CalculateImprovedTimingValues.
  - · FLEXCAN\_FDCalculateImprovedTimingValues.
- \* Update FLEXCAN\_SetBitRate/FLEXCAN\_SetFDBitRate to added the use of enhanced timing registers.
- 2.6.2
  - Improvements
    - \* Add CANFD frame data length enumeration.
- 2.6.1
  - Bug Fixes
    - \* Fixed the issue of not fully initializing memory in FLEXCAN\_Reset() API.
- 2.6.0
  - Improvements
    - \* Enable CANFD ISO mode in FLEXCAN\_FDInit API.
    - \* Enable the transceiver delay compensation feature when enable FD operation and set bitrate switch.
    - \* Implementation memory error control in FLEXCAN\_Init API.
    - \* Improve FLEXCAN\_FDCalculateImprovedTimingValues API to get same value for FP-RESDIV and PRESDIV.
    - \* Added memory error configuration for user.
      - · enableMemoryErrorControl
      - · enableNonCorrectableErrorEnterFreeze
    - \* Added memory error related APIs.
      - · FLEXCAN\_GetMemoryErrorReportStatus
      - · FLEXCAN\_GetMemoryErrorStatusFlags
      - · FLEXCAN\_ClearMemoryErrorStatusFlags
      - $\cdot \ FLEXCAN\_Enable Memory Error Interrupts$
      - · FLEXCAN\_DisableMemoryErrorInterrupts
  - Bug Fixes
    - \* Fixed the issue of sent duff CAN frame after call FLEXCAN\_FDInit() API.
- 2.5.2
  - Bug Fixes
    - \* Fixed the code error issue and simplified the algorithm in improved timing APIs.

MCUXpresso SDK Release Notes Supporting frdmkv11z

15

- · The bit field in CTRL1 register couldn't calculate higher ideal SP, we set it as the lowest one(75%)
- · FLEXCAN\_CalculateImprovedTimingValues
- · FLEXCAN\_FDCalculateImprovedTimingValues
- \* Fixed MISRA-C 2012 Rule 17.7 and 14.4.
- Improvements
  - \* Pass EsrStatus to callback function when kStatus\_FLEXCAN\_ErrorStatus is comming.

#### • 2.5.1

- Bug Fixes
  - \* Fixed the non-divisible case in improved timing APIs.
    - · FLEXCAN\_CalculateImprovedTimingValues
    - · FLEXCAN FDCalculateImprovedTimingValues

#### • 2.5.0

- Bug Fixes
  - \* MISRA C-2012 issue check.
    - · Fixed rules, containing: rule-10.1, rule-10.3, rule-10.4, rule-10.7, rule-10.8, rule-11.8, rule-12.2, rule-13.4, rule-14.4, rule-15.5, rule-15.6, rule-15.7, rule-16.4, rule-17.3, rule-5.8, rule-8.3, rule-8.5.
  - \* Fixed the issue that API FLEXCAN\_SetFDRxMbConfig lacks inactive message buff.
  - \* Fixed the issue of Pa082 warning.
  - \* Fixed the issue of dead lock in the function of interruption handler.
  - \* Fixed the issue of Legacy Rx Fifo EDMA transfer data fail in evkmimxrt1060 and evkmimxrt1064.
  - \* Fixed the issue of setting CANFD Bit Rate Switch.
  - \* Fixed the issue of operating unknown pointer risk.
    - · when used the pointer "handle->mbFrameBuf[mbIdx]" to update the timestamp in a short-live TX frame, the frame pointer became as unknown, the action of operating it would result in program stack destroyed.
  - \* Added assert to check current CAN clock source affected by other clock gates in current device.
    - · In some chips, CAN clock sources could be selected by CCM. But for some clock sources affected by other clock gates, if user insisted on using that clock source, they had to open these gates at the same time. However, they should take into consideration the power consumption issue at system level. In RT10xx chips, CAN clock source 2 was affected by the clock gate of lpuart1. ERRATA ID: (ERR050235 in CCM).
- Improvements

- \* Implementation for new FLEXCAN with ECC feature able to exit Freeze mode.
- \* Optimized the function of interruption handler.
- \* Added two APIs for FLEXCAN EDMA driver.
  - · FLEXCAN PrepareTransfConfiguration
  - · FLEXCAN\_StartTransferDatafromRxFIFO
- \* Added new API for FLEXCAN driver.
  - · FLEXCAN GetTimeStamp
  - · For TX non-blocking API, we wrote the frame into mailbox only, so no need to

16

register TX frame address to the pointer, and the timestamp could be updated into the new global variable handle->timestamp[mbIdx], the FLEXCAN driver provided a new API for user to get it by handle and index number after TX DO-NE Success.

- · FLEXCAN EnterFreezeMode
- · FLEXCAN ExitFreezeMode
- \* Added new configuration for user.
  - · disableSelfReception
  - · enableListenOnlyMode
- \* Renamed the two clock source enum macros based on CLKSRC bit field value directly.
  - The CLKSRC bit value had no property about Oscillator or Peripheral type in lots of devices, it acted as two different clock input source only, but the legacy enum macros name contained such property, that misled user to select incorrect CAN clock source.
- \* Created two new enum macros for the FLEXCAN driver.
  - · kFLEXCAN ClkSrc0
  - · kFLEXCAN ClkSrc1
- \* Deprecated two legacy enum macros for the FLEXCAN driver.
  - · kFLEXCAN\_ClkSrcOsc
  - · kFLEXCAN ClkSrcPeri
- \* Changed the process flow for Remote request frame response..
  - · Created a new enum macro for the FLEXCAN driver.
  - · kStatus\_FLEXCAN\_RxRemote
- \* Changed the process flow for kFLEXCAN StateRxRemote state in the interrupt handler.
  - · Should the TX frame not register to the pointer of frame handle, interrupt handler would not be able to read the remote response frame from the mail box to ram, so user should read the frame by manual from mail box after a complete remote frame transfer.

#### • 2.4.0

- Bug Fixes
  - \* MISRA C-2012 issue check.
    - Fixed rules, containing: rule-12.1, rule-17.7, rule-16.4, rule-11.9, rule-8.4, rule-14.4, rule-10.8, rule-10.4, rule-10.3, rule-10.7, rule-10.1, rule-11.6, rule-13.5, rule-11.3, rule-8.3, rule-12.2 and rule-16.1.
  - \* Fixed the issue that CANFD transfer data fail when bus baudrate is 30Khz.
  - \* Fixed the issue that ERR009595 does not follow the ERRATA document.
  - \* Fixed code error for ERR006032 work around solution.
  - \* Fixed the Coverity issue of BAD\_SHIFT in FLEXCAN.
  - \* Fixed the Repo build warning issue for variable without initial.
- Improvements
  - \* Fixed the run fail issue of FlexCAN RemoteRequest UT Case.
  - \* Implementation all TX and RX transfering Timestamp used in FlexCAN demos.
  - \* Fixed the issue of UT Test Fail for CANFD payload size changed from 64BperMB to 8PerMB.
  - \* Implementation for improved timing API by baud rate.

- 2.3.2
  - Improvements
    - \* Implementation for ERR005959.
    - \* Implementation for ERR005829.
    - \* Implementation for ERR006032.
- 2.3.1
  - Bug Fixes
    - \* Added correct handle when kStatus\_FLEXCAN\_TxSwitchToRx is comming.
- 2.3.0
  - Improvements
    - \* Added self-wakeup support for STOP mode in the interrupt handling.
- 2.2.3
  - Bug Fixes
    - \* Fixed the issue of CANFD data phase's bit rate not set as expected.
- 2.2.2
  - Improvements
    - \* Added a time stamp feature and enable it in the interrupt\_transfer example.
- 2.2.1
  - Improvements
    - \* Separated CANFD initialization API.
    - \* In the interrupt handling, fix the issue that the user cannot use the normal CAN API when with an FD.
- 2.2.0
  - Improvements
    - \* Added FSL\_FEATURE\_FLEXCAN\_HAS\_SUPPORT\_ENGINE\_CLK\_SEL\_REMO-VE feature to support SoCs without CAN Engine Clock selection in FlexCAN module.
    - \* Added FlexCAN Serial Clock Operation to support i.MX SoCs.
- 2.1.0
  - Bug Fixes
    - \* Corrected the spelling error in the function name FLEXCAN\_XXX().
    - \* Moved Freeze Enable/Disable setting from FLEXCAN\_Enter/ExitFreezeMode() to F-LEXCAN Init().
    - \* Corrected wrong helper macro values.
  - Improvements
    - \* Hid FLEXCAN\_Reset() from user.
    - \* Used NDEBUG macro to wrap FLEXCAN\_IsMbOccupied() function instead of DEB-UG macro.
- 2.0.0
  - Initial version.

#### **FTM**

The current FTM driver version is 2.5.0.

- 2.5.0
  - Improvements
    - \* Added FTM\_CalculateCounterClkDiv to help calculates the counter clock prescaler.
    - \* Modify FTM\_UpdatePwmDutycycle API to make it return pwm duty cycles status.
  - Bug Fixes
    - \* Fixed TPM SetupPwm can't configure 100% center align combined PWM issues.
- 2.4.1
  - Bug Fixes
    - \* Added function macro to determine if FTM instance has only basic features, to prevent access to protected register bits.
- 2.4.0
  - Improvements
    - \* Added CNTIN register initialization in FTM\_SetTimerPeriod API.
    - \* Added a new API to read the captured value of a FTM channel configured in capture mode:
      - FTM\_GetInputCaptureValue()
- 2.3.0
  - Improvements
    - \* Added support of EdgeAligned/CenterAligned/Asymmetrical combine PWM mode in FTM SetupPWM() and FTM SetupPwmMode() APIs.
    - \* Remove kFTM\_ComplementaryPwm from support PWM mode, and add new parameter "enableComplementary" in structure ftm\_chnl\_pwm\_signal\_param\_t.
    - \* Rename FTM\_SetupFault() API to FTM\_SetupFaultInput() to avoid ambiguity.
- 2.2.3
  - Bug Fixes
    - \* MISRA C-2012 issue fixed: rule 14.4 and 17.7.
- 2.2.2
  - Bug Fixes
    - \* Fixed the issue that when FTM instance has only TPM features cannot be initialized by FTM\_Init() function. By added function macro to assert FTM is TPM only instance.
- 2.2.1
  - Bug Fixes
    - \* MISRA C-2012 issue fixed: rule 10.1, 10.3, 10.4, 10.6, 10.7 and 11.9.
- 2.2.0
  - Bug Fixes
    - \* Fixed the issue of comparison between signed and unsigned integer expressions.
  - Improvements
    - \* Added support of complementary mode in FTM\_SetupPWM() and FTM\_SetupPwm-Mode() APIs.
    - \* Added new parameter "enableDeadtime" in structure ftm\_chnl\_pwm\_signal\_param\_t.
- 2.1.1
  - Bug Fixes
    - \* Fixed COVERITY integer handing issue where the right operand of a left bit shift statement should not be a negative value. This appears in FTM\_SetReloadPoints().
- 2.1.0

- Improvements
  - \* Added a new API FTM\_SetupPwmMode() to allow the user to set the channel match value in units of timer ticks. New configure structure called ftm\_chnl\_pwm\_config\_param\_t was added to configure the channel's PWM parameters. This API is similar with FTM\_SetupPwm() API, but the new API will not set the timer period(MOD value), it will be useful for users to set the PWM parameters without changing the timer period.
- Bug Fixes
  - \* Added feature macro to enable/disable the external trigger source configuration.
- 2.0.4
  - Improvements
    - \* Added a new API to enable DMA transfer:
      - · FTM EnableDmaTransfer()
- 2.0.3
  - Bug Fixes
    - \* Updated the FTM driver to enable fault input after configuring polarity.
- 2.0.2
  - Improvements
    - \* Added support to Quad Decoder feature with new APIs:
      - FTM\_GetQuadDecoderFlags()
      - FTM\_SetQuadDecoderModuloValue()
      - FTM\_GetQuadDecoderCounterValue()
      - · FTM ClearQuadDecoderCounterValue()
- 2.0.1
  - Bug Fixes
    - \* Updated the FTM driver to fix write to ELSA and ELSB bits.
    - \* FTM combine mode: set the COMBINE bit before writing to CnV register.
- 2.0.0
  - Initial version.

#### **GPIO**

The current driver version is 2.6.0.

- 2.6.0
  - New Features
    - \* Added API to get GPIO version information.
    - \* Added API to control a pin for general purpose input.
    - \* Added some APIs to control pin in secure and previliege status.
- 2.5.3
  - Bug Fixes
    - \* Correct the feature macro typo: FSL\_FEATURE\_GPIO\_HAS\_NO\_INDEP\_OUTPU-T\_CONTORL.
- 2.5.2
  - Improvements

\* Improved GPIO\_PortSet/GPIO\_PortClear/GPIO\_PortToggle functions to support devices without Set/Clear/Toggle registers.

#### • 2.5.1

- Bug Fixes
  - \* Fixed wrong macro definition.
  - \* Fixed MISRA C-2012 rule issues in the FGPIO\_CheckAttributeBytes() function.
  - \* Defined the new macro to separate the scene when the width of registers is different.
  - \* Removed some redundant macros.
- New Features
  - \* Added some APIs to get/clear the interrupt status flag when the port doesn't control pins' interrupt.
- 2.4.1
  - Improvements
    - \* Improved GPIO\_CheckAttributeBytes() function to support 8 bits width GACR register.
- 2.4.0
  - Improvements
    - \* API interface added:
      - · New APIs were added to configure the GPIO interrupt clear settings.
- 2.3.2
  - Bug Fixes
    - \* Fixed the issue for MISRA-2012 check.
      - · Fixed rule 3.1, 10.1, 8.6, 10.6, and 10.3.
- 2.3.1
  - Improvements
    - \* Removed deprecated APIs.
- 2.3.0
  - New Features
    - \* Updated the driver code to adapt the case of interrupt configurations in GPIO module. New APIs were added to configure the GPIO interrupt settings if the module has this feature on it.
- 2.2.1
  - Improvements
    - \* API interface changes:
      - · Refined naming of APIs while keeping all original APIs by marking them as deprecated. The original APIs will be removed in next release. The main change is updating APIs with prefix of \_PinXXX() and \_PortXXX.
- 2.1.1
  - Improvements
    - \* API interface changes:
      - · Added an API for the check attribute bytes.
- 2.1.0
  - Improvements
    - \* API interface changes:
      - · Added "pins" or "pin" to some APIs' names.
      - · Renamed "\_PinConfigure" to "GPIO\_PinInit".

MCUXpresso SDK Release Notes Supporting frdmkv11z

#### I2C

The current I2C driver version is 2.0.9.

- 2.0.9
  - Bug Fixes
    - \* Fixed the MISRA-2012 violations.
      - · Fixed rule 8.4, 10.1, 10.4, 13.5, 20.8.
- 2.0.8
  - Bug Fixes
    - \* Fixed the bug that DFEN bit of I2C Status register 2 could not be set in I2C\_MasterInit.
    - \* MISRA C-2012 issue fixed: rule 14.2, 15.7, and 16.4.
    - \* Eliminated IAR Pa082 warnings from I2C\_MasterTransferDMA and I2C\_Master-TransferCallbackDMA by assigning volatile variables to local variables and using local variables instead.
    - \* Fixed MISRA issues.
      - · Fixed rules 10.1, 10.3, 10.4, 11.9, 14.4, 15.7, 17.7.
  - Improvements
    - \* Improved timeout mechanism when waiting certain state in transfer API.
    - \* Updated the I2C WAIT TIMEOUT macro to unified name I2C RETRY TIMES.
    - \* Moved the master manually acknowledge byte operation into static function I2C\_-MasterAckByte.
    - \* Fixed control/status clean flow issue inside I2C\_MasterReadBlocking to avoid potential issue that pending status is cleaned before it's proceeded.
- 2.0.7
  - Bug Fixes
    - \* Fixed the issue for MISRA-2012 check.
      - Fixed rule 11.9, 15.7, 14.4, 10.4, 10.8, 10.3, 10.1, 10.6, 13.5, 11.3, 13.2, 17.7, 5.7, 8.3, 8.5, 11.1, 16.1.
    - \* Fixed Coverity issue of unchecked return value in I2C\_RTOS\_Transfer.
    - \* Fixed variable redefine issue by moving i2cBases from fsl i2c.h to fsl i2c.c.
  - Improvements
    - \* Added I2C\_MASTER\_FACK\_CONTROL macro to enable FACK control for master transfer receive flow with IP supporting double buffer, then master could hold the SCL by manually setting TX AK/NAK during data transfer.
- 2.0.6
  - Bug Fixes
    - \* Fixed the issue that I2C Master transfer APIs(blocking/non-blocking) did not support the situation of master transfer with subaddress and transfer data size being zero, which means no data followed by the subaddress.
- 2.0.5
  - Improvements
    - \* Added I2C\_WATI\_TIMEOUT macro to allow the user to specify the timeout times for waiting flags in functional API and blocking transfer API.
- 2.0.4
  - Bug Fixes

#### MCUXpresso SDK Release Notes Supporting frdmkv11z

\* Added a proper handle for transfer config flag kI2C\_TransferNoStartFlag to support transmit with kI2C\_TransferNoStartFlag flag. Support write only or write+read with no start flag; does not support read only with no start flag.

#### • 2.0.3

- Bug Fixes
  - \* Removed enableHighDrive member in the master/slave configuration structure because the operation to HDRS bit is useless, the user need to use DSE bit in port register to configure the high drive capability.
  - \* Added register reset operation in I2C\_MasterInit and I2C\_SlaveInit APIs. Fixed issue where I2C could not switch between master and slave mode.
  - \* Improved slave IRQ handler to handle the corner case that stop flag and address match flag come synchronously.

#### • 2.0.2

- Bug Fixes
  - \* Fixed issue in master receive and slave transmit mode with no stop flag. The master could not succeed to start next transfer because the master could not send out re-start signal.
  - \* Fixed the out-of-order issue of data transfer due to memory barrier.
  - \* Added hold time configuration for slave. By leaving the SCL divider and MULT reset values when configured to slave mode, the setup and hold time of the slave is then reduced outside of spec for lower baudrates. This can cause intermittent arbitration loss on the master side.
- New Features
  - \* Added address nak event for master.
  - \* Added general call event for slave.
- 2.0.1
  - New Features
    - \* Added double buffer enable configuration for SoCs which have the DFEN bit in S2 register.
    - \* Added flexible transmit/receive buffer size support in I2C\_SlaveHandleIRQ.
    - \* Added start flag clear, address match, and release bus operation in I2C\_SlaveWrite/-ReadBlocking API.
  - Bug Fixes
    - \* Changed the kI2C\_SlaveRepeatedStartEvent to kI2C\_SlaveStartEvent.
- 2.0.0
  - Initial version.

#### **LLWU**

The current LLWU driver version is 2.0.5.

- 2.0.5
  - Bug Fixes
    - \* Fixed violations of the MISRA C-2012 rules 10.3.

MCUXpresso SDK Release Notes Supporting frdmkv11z

- \* Fixed the issue that function LLWU\_SetExternalWakeupPinMode() does not work on 32-bit width platforms.
- 2.0.4
  - Bug Fixes
    - \* Fixed violations of the MISRA C-2012 rules 10.3, 10.4, 10.6, 10.7, 11.3.
    - \* Fixed issue that LLWU\_ClearExternalWakeupPinFlag may clear other filter flags by mistake on platforms with 32-bit LLWU registers.
- 2.0.3
  - Bug Fixes
    - \* Fixed MISRA-2012 rules.
      - · Rule 16.4.
- 2.0.2
  - Improvements
    - \* Corrected driver function LLWU\_SetResetPinMode parameter name.
  - Bug Fixes
    - \* Fixed MISRA-2012 rules.
      - · Rule 14.4, 10.8, 10.4, 10.3.
- 2.0.1
  - Other Changes
    - \* Updates for KL8x.
- 2.0.0
  - Initial version.

#### LPTMR

The current LPTMR driver version is 2.1.1.

- 2.1.1
  - Improvements
    - \* Updated the characters from "PTMR" to "LPTMR" in "FSL\_FEATURE\_PTMR\_HA-S\_NO\_PRESCALER\_CLOCK\_SOURCE\_1\_SUPPORT" feature definition.
- 2.1.0
  - Improvements
    - \* Implement for some special devices' not supporting for all clock sources.
  - Bug Fixes
    - \* Fixed issue when accessing CMR register.
- 2.0.2
  - Bug Fixes
    - \* Fixed MISRA-2012 issues.
      - · Rule 10.1.
- 2.0.1
  - Improvements
    - \* Updated the LPTMR driver to support 32-bit CNR and CMR registers in some devices.
- 2.0.0

- Initial version.

#### **MMDVSQ**

The current MMDVSQ driver version is 2.0.3.

- 2.0.3
  - Bug Fixes
    - \* MISRA C-2012 issue fixed: rule 10.3, 10.4, and 14.4.
- 2.0.2
  - Bug fix:
    - \* Fixed MMDVSQ\_GetExecutionStatus function get execution status wrong.
- 2.0.1
  - Other changes:
    - \* Changed name of MMDVSQ\_GetDivideRemainder and MMDVSQ\_GetDivide-Quotient functions.
- 2.0.0
  - Initial version.

#### **PDB**

The current PDB driver version is 2.0.4.

- 2.0.4
  - Bug Fixes
    - \* Fixed violations of MISRA C-2012 rule 10.1 and 10.4.
- 2.0.3
  - Bug Fixes
    - \* Fixed violations of MISRA C-2012 rule 17.7.
- 2.0.2
  - Improvement:
    - \* Used macros in feature file instead of that in IO map.
- 2.0.1
  - Changed PDB register base array to const.
- 2.0.0
  - Initial version.

#### **PMC**

The current PMC driver version is 2.0.3.

- 2.0.3
  - Bug Fixes
    - \* Fixed the violation of MISRA C-2012 rule 11.3.

MCUXpresso SDK Release Notes Supporting frdmkv11z

- 2.0.2
  - Bug Fixes
    - \* Fixed the violations of MISRA 2012 rules:
      - · Rule 10.3.
- 2.0.1
  - Bug Fixes
    - \* Fixed MISRA issues.
      - · Rule 10.8, Rule 10.3.
- 2.0.0
  - Initial version.

#### **PORT**

The current PORT driver version is 2.3.0.

- 2.3.0
  - New Features
    - \* Added new APIs for Electrical Fast Transient(EFT) detect.
    - \* Added new API to configure port voltage range.
- 2.2.0
  - New Features
    - \* Added new api PORT\_EnablePinDoubleDriveStrength.
- 2.1.1
  - Bug Fixes
    - \* Fixed the violations of MISRA C-2012 rules: 10.1, 10.411.311.8, 14.4.
- 2.1.0
  - New Features
    - \* Updated the driver code to adapt the case of the interrupt configurations in GPIO module. Will move the pin configuration APIs to GPIO module.
- 2.0.2
  - Other Changes
    - \* Added feature guard macros in the driver.
- 2.0.1
  - Other Changes
    - \* Added "const" in function parameter.
    - \* Updated some enumeration variables' names.

#### **RCM**

The current RCM driver version is 2.0.4.

- 2.0.4
  - Bug Fixes
    - \* Fixed violation of MISRA C-2012 rule 10.3

MCUXpresso SDK Release Notes Supporting frdmkv11z

- 2.0.3
  - Bug Fixes
    - \* Fixed violation of MISRA C-2012 rules.
- 2.0.2
  - Bug Fixes
    - \* Fixed MISRA issue.
      - · Rule 10.8, rule 10.1, rule 13.2, rule 3.1.
- 2.0.1
  - Bug Fixes
    - \* Fixed kRCM\_SourceSw bit shift issue.
- 2.0.0
  - Initial version.

#### SIM

The current SIM driver version is 2.1.3.

- 2.1.3
  - Improvements
    - \* Updated function SIM\_GetUniqueId to support different register names.
- 2.1.2
  - Bug Fixes
    - \* Fixed SIM\_GetUniqueId bug that could not get UIDH.
- 2.1.1
  - Bug Fixes
    - \* Fixed violations of the MISRA C-2012 rules 10.1, 10.4
- 2.1.0
  - Improvements
    - \* Added new APIs: SIM\_GetRfAddr() and SIM\_EnableSystickClock().
- 2.0.0
  - Initial version.

#### **SMC**

The current SMC driver version is 2.0.7.

- 2.0.7
  - Bug Fixes
    - \* Fixed MISRA-2012 issue 10.3.
- 2.0.6
  - Bug Fixes
    - \* Fixed issue for MISRA-2012 check.
      - Fixed rule 10.3, rule 11.3.
- 2.0.5

27

- Bug Fixes
  - \* Fixed issue for MISRA-2012 check.
    - Fixed rule 15.7, rule 14.4, rule 10.3, rule 10.1, rule 10.4.
- 2.0.4
  - Bug Fixes
    - \* When entering stop modes, used RAM function for the flash synchronization issue. Application should make sure that, the RW data of fsl\_smc.c is located in memory region which is not powered off in stop modes.
- 2.0.3
  - Improvements
    - \* Added APIs SMC\_PreEnterStopModes, SMC\_PreEnterWaitModes, SMC\_PostExit-WaitModes, and SMC\_PostExitStopModes.
- 2.0.2
  - Bug Fixes
    - \* Added DSB before WFI while ISB after WFI.
  - Other Changes
    - \* Updated SMC\_SetPowerModeVlpw implementation.
- 2.0.1
  - Other Changes
    - \* Updated for KL8x.
- 2.0.0
  - Initial version.

#### **UART**

The current UART driver version is 2.5.1.

- 2.5.1
  - Improvements
    - \* Use separate data for TX and RX in uart\_transfer\_t.
  - Bug Fixes
    - \* Fixed bug that when ring buffer is used, if some data is received in ring buffer first before calling UART\_TransferReceiveNonBlocking, the received data count returned by UART\_TransferGetReceiveCount is wrong.
- 2.5.0
  - New Features
    - \* Added APIs UART\_GetRxFifoCount/UART\_GetTxFifoCount to get rx/tx FIFO data count
    - \* Added APIs UART\_SetRxFifoWatermark/UART\_SetTxFifoWatermark to set rx/tx FI-FO water mark.
  - Bug Fixes

**NXP Semiconductors** 

\* Fixed bug of race condition during UART transfer using transactional APIs, by disabling and re-enabling the global interrupt before and after critical operations on interrupt enable registers.

THE CAPTESSO SELL RELEASE THE Supporting Humay 112

\* Fixed DMA/eDMA transfer blocking issue by enabling tx idle interrupt after DMA/e-DMA transmission finishes.

#### • 2.4.0

- New Features
  - \* Added APIs to configure 9-bit data mode, set slave address and send address.

#### • 2.3.0

- Bug Fixes
  - \* Fixed the bug that, when framing/parity/noise/overflow flag or idle line detect flag is set, receive FIFO should be flushed to avoid FIFO pointer being in unknown state, since FIFO has no valid data.
- Improvements
  - \* Modified UART\_TransferHandleIRQ so that txState will be set to idle only when all data has been sent out to bus.
  - \* Modified UART\_TransferGetSendCount so that this API returns the real byte count that UART has sent out rather than the software buffer status.
  - \* Added timeout mechanism when waiting for certain states in transfer driver.

#### • 2.2.0

- New Features
  - \* Added UART hardware FIFO enable/disable API.
- Improvements
  - \* Added check for kUART\_TransmissionCompleteFlag in UART\_TransferHandleIRQ, UART\_SendEDMACallback and UART\_TransferSendDMACallback to ensure all the data would be sent out to bus.
- Bug Fixes
  - \* Eliminated IAR Pa082 warnings from UART\_TransferGetRxRingBufferLength, UART\_GetEnabledInterrupts, UART\_GetStatusFlags and UART\_TransferHandleIRQ.
  - \* Added code in UART\_ReadBlocking so that if more than one receiver errors occur, all status flags will be cleared and the most severe error status will be returned.
  - \* Fixed MISRA issues.
    - · Fixed rules 10.1, 10.3, 10.4, 14.4, 11.6, 17.7.

#### • 2.1.6

- Bug Fixes
  - \* Fixed the issue of register's being in repeatedly reading status while performing the IRQ routine.
- 2.1.5
  - Improvements
    - \* Added hardware flow control function support.
    - \* Added idle-line-detecting feature in UART\_TransferNonBlocking function. If an idle line is detected, a callback will be triggered with status kStatus\_UART\_IdleLine-Detected returned. This feature may be useful when the number of received bytes is less than the expected receive data size. Before triggering the callback, data in the FIFO is read out (if it has FIFO), and no interrupt will be disabled except for the case that the receive data size reaches 0.
    - \* Enabled the RX FIFO watermark function. With the idle-line-detecting feature enabled, you can set the watermark value to whatever you want (should not be bigger than the

MCUXpresso SDK Release Notes Supporting frdmkv11z

RX FIFO size). Data is then received and a callback will be triggered when data receive ends.

- 2.1.4
  - Improvements
    - \* Changed parameter type in UART\_RTOS\_Init() struct rtos\_uart\_config -> uart\_rtos\_config t.
  - Bug Fixes
    - \* Disabled UART receive interrupt instead of global interrupt when reading data from ring buffer. With ring buffer used, receive nonblocking will disable global interrupt to protect the ring buffer. This has a negative effect on other IPs using interrupt.
- 2.1.3
  - New Features
    - \* Added RX framing error and parity error status check when using interrupt transfer.
- 2.1.2
  - Bug Fixes
    - \* Fixed baud rate fine adjust bug to make the computed baud rate more accurate.
- 2.1.1
  - Bug Fixes
    - \* Removed needless check of event flags and assert in UART\_RTOS\_Receive.
    - \* Always waited for RX event flag in UART\_RTOS\_Receive.
- 2.1.0
  - Improvements
    - \* Added transactional API.
- 2.0.0
  - Initial version.

## **UART\_EDMA**

The current UART\_EDMA driver version is 2.5.2.

- 2.5.2
  - Bug Fixes
    - \* Fixed violations of the MISRA C-2012 rules.
- 2.5.1
  - Bug Fixes
    - \* Fixed violations of the MISRA C-2012 rules.
- 2.5.0
  - Refer UART driver change log 2.1.0 to 2.5.0

## **UART\_FREERTOS**

The current UART\_FREERTOS driver version is 2.5.0.

• 2.5.0

- Refer UART driver change log 2.1.0 to 2.5.0

## **WDOG**

The current WDOG driver version is 2.0.1.

- 2.0.1
  - Bug Fixes
    - \* MISRA C-2012 issue fixed: rule 10.3, 10.4, 10.6, 10.7 11.9 and 17.7.
- 2.0.0
  - Initial version.

MCUXpresso SDK Release Notes Supporting frdmkv11z

# 2 Middleware Change Log FatFs for MCUXpresso SDK

Current version is FatFs R0.14b rev0.

- R0.14b rev0
  - Upgraded to version 0.14b
- R0.14a rev0
  - Upgraded to version 0.14a
  - Applied patch ff14a\_p1.diff and ff14a\_p2.diff
- R0.14\_rev0
  - Upgraded to version 0.14
  - Applied patch ff14\_p1.diff and ff14\_p2.diff
- R0.13c\_rev0
  - Upgraded to version 0.13c
  - Applied patches ff\_13c\_p1.diff,ff\_13c\_p2.diff, ff\_13c\_p3.diff and ff\_13c\_p4.diff.
- R0.13b\_rev0
  - Upgraded to version 0.13b
- R0.13a\_rev0
  - Upgraded to version 0.13a. Added patch ff\_13a\_p1.diff.
- R0.12c rev1
  - Add NAND disk support.
- R0.12c\_rev0
  - Upgraded to version 0.12c and applied patches ff\_12c\_p1.diff and ff\_12c\_p2.diff.
- R0.12b rev0
  - Upgraded to version 0.12b.
- R0.11a
  - Added glue functions for low-level drivers (SDHC, SDSPI, RAM, MMC). Modified diskio.c.
  - Added RTOS wrappers to make FatFs thread safe. Modified syscall.c.
  - Renamed ffconf.h to ffconf\_template.h. Each application should contain its own ffconf.h.
  - Included ffconf.h into diskio.c to enable the selection of physical disk from ffconf.h by macro definition.
  - Conditional compilation of physical disk interfaces in diskio.c.

#### FreeMASTER Communication Driver

Current version is 3.0.4. Visit https://www.nxp.com/freemaster for more information. Reach out for a support at https://community.nxp.com/community/freemaster.

- 3.0.0
  - Initial version of FreeMASTER driver reworked from a standalone package to MCUXpresso SDK middleware.
  - This driver version supports new version V4 of FreeMASTER serial communication protocol.

MCUXpresso SDK Release Notes Supporting frdmkv11z, Rev 2.12.0, 7/2022

- Supports UART, LPUART, USART, MINIUSART, FlexCAN, USB-CDC and JTAG/BDM communication.
- Initial version was tested with the following boards: evkmimxrt1060, frdmk64f, frdmke15z, frdmkl28z, lpcxpresso54628 lpcxpresso55s69, lpcxpresso845max and twrk64f120m.
- Use with FreeMASTER PC Host tool version 2.5 or later.
- 3.0.1
  - FreeMASTER driver extended to support wide range of Kinetis, LPC and i.MX-RT platforms.
  - Low-level communication drivers also available for few non-SDK NXP platforms like S12Z, S32x and more.
  - Use with FreeMASTER PC Host tool version 3.0 or later.
- 3.0.2
  - FreeMASTER driver support of DSC56F800EX and S12 platforms extended.
  - Removed dependency on C99 compiler features.
  - Use with FreeMASTER PC Host tool version 3.0.2 or later.
- 3.0.3
  - General update for SDK 2.9.0
  - fmstr\_any demo added to selected platforms use with MCUXpresso SDK and FreeMASTER peripheral configuration tool.
  - New example.pmp project file embedded into application flash storage.
  - USB-CDC implementation fixed, new JTAG EOnCE communication interface added to DSC 56F800E family.
  - Use with FreeMASTER PC Host tool version 3.0.3 or later. Version 3.1.x is recommended.
- 3.0.4
  - Fixed component dependency logic of FreeMASTER driver.
  - Use with FreeMASTER PC Host tool version 3.1.x
- 3.0.5
  - General update for SDK 2.11 and 2.12
  - New TCP and UDP support with lwIP stack
  - New communication over Segger RTT interface
  - Add fmstr\_net and fmstr\_wifi examples for selected i.MX-RT platforms
  - Add fmstr\_rtt example for selected platforms
  - Fixed negative recorder threshold trigger processing

## MOTOR\_CONTROL for KSDK

Current version is 1.1.0

- 1.1.0
  - Initial version.

#### RTCESL for KSDK

Current version is 4.3

- 4.3
  - Initial version.

### **SAFETY IEC60730B for KSDK**

Current version is 1.1.0

- 1.1.0
  - Initial version.

## SD(SPI) Card driver for MCUXpresso SDK

The current driver version is 2.2.1.

- 2.2.1
  - Bug Fixes
    - \* Fixed violations of MISRA C-2012 rule 11.9, 15.7, 4.7, 16.4, 10.1, 10.3, 10.4, 11.3, 14.4, 10.6, 17.7, 16.1, 16.3.
- 2.2.0
  - Improvements
    - \* Added init/deinit/csActivePolarity function pointer in sdspi\_host\_t.
    - \* Added retry function in SDSPI\_SetBlockSize to fix the issue that set block size command failed found on low capability card.
    - \* Added internalBuffer in sdspi\_card\_t instead if use rawcid/rawcsd/rawscr to reduce the memoery cost of card descriptor.
- 2.1.4
  - Bug Fixes
    - \* Fixed MDK 66-D warning.
- 2.1.3
  - Improvements
    - \* Improved sdspi code size and performance.
- 2.0.0
  - Initial version.

## 3 Component Change Log

## SERIAL\_MANAGER

The current Serial\_Manager component version is 1.0.2.

- 1.0.2
  - Add SerialManager\_WriteTimeDelay()/SerialManager\_ReadTimeDelay() for serial manager's read/write non-blocking mode.
- 1.0.1
  - Add prefixing fsl\_component\_xxx/fsl\_adapter\_xxx.
- 1.0.0
  - Initial version

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.-com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, Kinetis, Processor Expert, and Tower are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, Cortex, Keil, Mbed, Mbed Enabled, and Vision are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. © 2021 NXP B.V.

