

i.MX RT1010 Manufacturing User's Guide



Contents

Chapter 1 Introduction.....	4
Chapter 2 Overview.....	5
2.1 i.MX RT BootROM.....	5
2.2 MCUBOOT-based Flashloader	5
2.3 Host utilities	5
2.4 Terminology.....	5
Chapter 3 i.MX RT bootable image.....	7
3.1 Bootable image layout in target flash device.....	7
3.2 Boot image format.....	7
3.2.1 IVT and boot data.....	8
3.2.2 Boot data structure.....	8
3.3 Signed image.....	8
3.4 Encrypted image.....	9
Chapter 4 Generate i.MX RT bootable image.....	10
4.1 Description of the elftosb utility.....	10
4.1.1 The elftosb utility options.....	10
4.1.2 BD file	10
4.1.3 BD file for i.MX RT bootable image generation.....	11
4.1.3.1 Options block.....	11
4.1.3.2 Sources block	12
4.1.3.3 Constants block.....	12
4.1.3.4 Section blocks	12
4.1.4 BD file for memory programming.....	20
4.2 Generate unsigned normal i.MX RT bootable image.....	20
4.3 Generate signed normal i.MX RT bootable image.....	21
4.4 Generate encrypted XIP image.....	23
Chapter 5 Generate SB file for bootable image programming.....	26
5.1 Generate SB file for FlexSPI NOR image programming.....	26
5.1.1 Generate Normal Bootable Image.....	26
5.1.2 Generate SB file for plaintext FlexSPI NOR image programming.....	26
5.1.3 Generate SB file for FlexSPI NOR Image encryption and programming.....	27
5.2 Generate SB file for fuse programming.....	28
Chapter 6 Program bootable image.....	30
6.1 MfgTool.....	30
6.1.1 MfgTool Directory structure.....	30
6.1.2 Preparation before image programming using MfgTool.....	32
6.2 Connect to the i.MX RT Platform.....	32
6.3 Program bootable image during development.....	32
6.4 Program bootable image for production.....	33

Chapter 7 Appendix.....	34
7.1 Example of complete manufacturing flow.....	34
7.1.1 Manufacturing process in Development phase.....	34
7.1.1.1 Create i.MX RT bootable image.....	34
7.1.1.2 Create SB file for Adesto 25SF128A programming.....	34
7.1.1.3 Program Image to Flash using MfgTool.....	36
7.1.2 Manufacturing process in Production phase.....	36
7.1.2.1 Generate signed i.MX RT bootable image.....	36
7.1.2.2 Create SB file for Fuse programming.....	38
7.1.2.3 Create SB file for Image encryption and programming for Flash.....	39
7.1.2.4 Create signed Flashloader image.....	39
7.1.2.5 Program Image to Flash using MfgTool.....	40
 Chapter 8 Revision history.....	 41

Chapter 1

Introduction

This document describes the generation of bootable images for i.MX RT devices. It also explains the process to interface i.MX RT BootROM and MCUBOOT-based Flashloader and to program a bootable image into the external flash including:

- QuadSPI NOR / Octal Flash / HyperFlash
- Serial NAND
- eMMC
- SD
- Parallel NOR
- SLC raw NAND
- SPI NOR/EEPROM

The i.MX RT BootROM resides in the ROM and enables loading the RAM. The Flashloader is loaded into SRAM and facilitates loading of boot images from boot devices into RAM. It also authenticates and executes the boot image.

This document introduces the Flashloader, a companion tool to i.MX RT BootROM, and a complete solution for programming boot images to bootable devices. The Flashloader runs in SRAM so it should be downloaded to SRAM via ROM serial download interface. The Flashloader prepares and configures the devices for boot. It creates boot configuration structure on the bootable media, helps in programming encrypted images, generates key blobs, and communicates with master on serial peripherals like USB and UART using MCUBOOT commands interface protocol for downloading boot images.

It also introduces the elftosb utility. The elftosb utility converts an elf image to signed, encrypted, and bootable image for i.MX RT devices. It also creates all the boot structures like image vector table, boot data. It generates the input command sequence file required to code sign or encrypt using the NXP signing tool (cst). It also calls the cst to generate the signatures and packs it as a boot image acceptable by BootROM.

The document describes the usage of MfgTool2.exe (Manufacturing Tool) in a manufacturing environment for production of devices (programming boot images on the bootable media using all the available tools).

Chapter 2

Overview

2.1 i.MX RT BootROM

The i.MX RT BootROM is a standard bootloader for all i.MX RT devices. It resides in ROM and supports booting from external flash devices for both XIP and non-XIP boot cases. It also provides serial downloader feature via UART or USB-HID interface into the internal RAM of i.MX RT devices.

The i.MX RT BootROM is a specific implementation of the existing i.MX MPU ROM bootloader. The i.MX RT BootROM provides serial downloader feature for flash programming using SDP command interface. For additional information, see chapter, “*System Boot*” in the . Using the MfgTool application, the MCU Boot based flashloader can be downloaded into the internal SRAM. Then the flashloader code execution begins and flash programming features are enabled via MCU Boot interface.

2.2 MCUBOOT-based Flashloader

The MCUBOOT-based Flashloader is a specific implementation of the MCU bootloader. It is used as a one-time programming aid for manufacturing. Most of the MCUBOOT commands are supported in the flashloader to enable external flash programming. See *MCU Flashloader Reference Manual* for details.

2.3 Host utilities

The MfgTool is a GUI host program used to interface with devices running i.MX RT Boot ROM under serial downloader mode. It can also be used to program an application image by interfacing with the Flashloader.

The blhost is a command-line host program used to interface with devices running MCUBOOT-based bootloaders. It is part of MfgTool release.

The elftosb utility is a command-line host program used to generate bootable images for i.MX RT Boot ROM.

The cst is a command-line host program used to generate certificates, image signatures, and encrypt images for i.MX RT Boot ROM.

The sdphost is a command-line host program used to communicate with i.MX RT BootROM using SDP command interfaces.

2.4 Terminology

Table 1 summarizes the terms and abbreviations included in this document.

Table 1. Terminology and Abbreviations

Terminology	Description
MCUBOOT	MCU Bootloader
KeyBlob	KeyBlob is a data structure that wraps the DEK for image decryption using the AES-CCM algorithm
DEK	“Key” used to decrypt the encrypted bootable image
SB file	The SB file is the NXP binary file format for bootable images. The file consists of sections, sequence of bootloader commands, and data that assists MCU Bootloader in programming the image to target memory. The image data can also be encrypted in the SB file. The file can be downloaded to the target using the MCU Bootloader receive-sb-file command.

Table continues on the next page...

Table 1. Terminology and Abbreviations (continued)

CST	Code Signing Tool
XIP	Execute-In-Place

Chapter 3

i.MX RT bootable image

3.1 Bootable image layout in target flash device

There are two types of supported boot image:

- XIP (Execute-In-Place) boot image: This type of boot image is only applicable to Serial NOR devices connected to QuadSPI or FlexSPI interfaces. The boot device memory is identical to the destination memory. ROM can boot this boot image directly.
- Non-XIP boot image: The boot device memory is different from the destination memory. ROM loads the boot image from the boot device memory to the destination memory and then boots from the destination memory.




Figure 1. Bootable image layout

3.2 Boot image format

This section describes the boot image format and data structures. The elftosb utility helps the customers automatically generate the boot image format file. The elftosb utility usage is described later in this document.

The bootable image must have the following data structures:

- Image Vector Table (IVT): a list of pointers located at a fixed address that ROM examines to determine the location of other components of the bootable image
- Boot Data: a table that indicates the bootable image location, image size in bytes, and the plugin flag

- User application and data
- CSF (optional): signature block for Secure Boot generated by CST

Each bootable image starts with appropriate IVT. In general, for the external memory devices that support XIP feature, the IVT offset is 0x1000 else it is 0x400.

3.2.1 IVT and boot data

The IVT is the data structure that the BootROM reads from the boot devices. This data structure supplies the bootable image containing the required data components to perform a successful boot.

See the *Program image* section in the *System Boot* chapter of the device reference manual for more details.

Table 2. IVT data structure

Offset	Field	Description
0x00 - 0x03	header	<ul style="list-style-type: none"> • Byte 0 tag, fixed to 0xD1 • Byte 1,2 length, bit endian format containing the overall length of the IVT in bytes, fixed to 0x00, 0x20 • Byte 3: version, valid values: 0x40, 0x41, 0x42, 0x43
0x04 - 0x07	entry	Absolute address of the first instruction to execute from the image, or the vector address of the image
0x08 - 0x0b	reserved1	Reserved for future use, set to 0
0x0c - 0x0f	dcd	Absolute address of the image, set to NULL as DCDDCD is not supported on RT1010
0x10 - 0x13	boot_data	Absolute address of the boot data
0x14 - 0x17	self	Absolute address of the IVT
0x18 - 0x1b	csf	Absolute address of the Command Sequence File (CSF) used by the HAB library
0x1c - 0x1f	reserved2	Reserved, set to 0

3.2.2 Boot data structure

Table 3. Boot Data structure

Offset	Field	Description
0x00-0x03	start	Absolute address of the bootable image
0x04-0x07	length	Size of the bootable image
0x08-0x0b	plugin	Plugin flag, set to 0 because plugin boot is not supported on the RT1010

3.3 Signed image

The bootable image can be signed by CST tool. The tool generates the CSF data in the binary file format that consists of command sequences and signatures based on given input command sequence file (csf file). Refer to the documentation in the CST release package for further details.

In this document, a simple method is introduced to generate signed images using the elftosb utility.

3.4 Encrypted image

RT1010 supports only the encrypted XIP image format.

The encrypted XIP image is generated using the AES-CTR algorithm. In different scenarios, the image can be generated on-chip or with an external tool. Upon execution, the hardware engine does the decryption on the programmed image.

Chapter 4

Generate i.MX RT bootable image

There is only one type of bootable image for i.MX RT1010 devices.

- **Normal boot image:** This type of image can boot directly by BootROM.

Normal boot image can be unsigned, signed, and encrypted for different production phases and different security level requirements:

- **Unsigned Image:** The image does not contain authentication-related data and is used during development phase.
- **Signed Image:** The image contains authentication-related data (CSF section) and is used during production phase.
- **Encrypted Image:** The image is an encrypted signed or unsigned one and is used during the production phase with higher security requirement.

The above types of bootable images can be generated by using the `elftosb` utility, as well as the `sdphost` utility or the MCU flashloader. The detailed usage of the `elftosb` utility is available in *elftosb Users Guide*.

4.1 Description of the elftosb utility

The `elftosb` utility is a command-line host program used to generate the i.MX RT bootable image for the i.MX RT BootROM. The utility also generates a wrapped binary file with command sequences and a bootable image. To create an SB file, use command-line options and an input text file (also called BD or command file).

4.1.1 The elftosb utility options

Table 4 shows the command line options used to create the i.MX RT bootable image.

Table 4. `elftosb` utility options

Option	Description
-f	Specify the bootable image format To create the i.MX RT bootable image, the usage for family argument "-f" is: "-f imx" To create the SB file, the usage is: "-f kinetis"
-c	Command file to generate corresponding bootable image For example, "-c program_flexspi_nor_hyperflash.bd"
-o	Output file path For example, "-o ivt_flashloader.bin"
-V	Print extra detailed log information
-?	Print help info

4.1.2 BD file

Each BD file consists of the following four blocks: options, sources, constants, section

- The image paths are defined in the "sources" block.
- The constant variables are defined in the "constants" block.
- The memory configuration and programming-related operations are defined in the "section" block.

The elftosb utility supports two types of BD files. The first type of file is used for the i.MX RT bootable image generation. The “-f imx” option is mandatory during boot image generation using the elftosb utility. The second type of file contains commands that are used for memory programming. The “-f kinetis” flag is mandatory in this use case.

4.1.3 BD file for i.MX RT bootable image generation

The BD file for i.MX RT bootable image generation usually consists of four blocks. These blocks are options, sources, constants, and section.

4.1.3.1 Options block

Table 5 shows the options used to generate a bootable image for the Options block.

Table 5. Supported options in the “Options” block

Options	Description
Flags	<p>Generates unsigned, signed, encrypted boot images, and plugin images:</p> <ul style="list-style-type: none"> • bit 2 - Encrypted image flag • bit 3 - Signed image flag • bit 4 - Plugin image flag <p>For example:</p> <ul style="list-style-type: none"> • 0x00 - unsigned image • 0x08 - signed image • 0x04 - encrypted image (encrypted image is always a signed image) • 0x18 - signed plugin image
startAddress	Provides the starting address of the target memory where image should be loaded by ROM.
ivtOffset	<p>Provides offset where the IVT data structure must appear in the boot image. The default is 0x400 if not specified.</p> <p>The valid value is 0x400 or 0x1000 for i.MX RT boot image.</p>
initialLoadSize	<p>Defines the start of the executable image data from elf or the srec file.</p> <p>The default value is 0x2000 if not specified.</p> <p>In general, this value should be 0x1000 or 0x2000.</p>
DCDFilePath	<p>Defines the path to DCD file.</p> <p>If not specified, the DCD pointer in the IVT will be set to NULL (0) else the dcd file contents will be loaded at offset 0x40 from ivtOffset. The dcd file size is limited to (initialLoadSize - ivtOffset-0x40).</p>
cstFolderPath	<p>Defines the path for platform dependent CST. (windows, linux)</p> <p>If not specified, elftosb tool will search for cst executable in same path as elftosb executable.</p>
entryPointAddress	<p>Provides the entry point address for ELF or SREC image.</p> <p>If not specified, ELF image uses its source image entry point address but SREC image will use default entry point address (0).</p>

4.1.3.2 Sources block

Typically, all the application image paths are provided in this section. Currently, the ELF file and SREC file are supported for i.MX RT Bootable image generation, for example:

```
sources {
    elfFile = extern(0);
}
```

4.1.3.3 Constants block

The Constants block provides a constant variable that is used to generate CSF data for image authentication and decryption. The Constants block is optional for an unsigned image. The supported constants are listed below.

```
Constants {
    SEC_CSF_HEADER = 20;
    SEC_CSF_INSTALL_SRK = 21;
    SEC_CSF_INSTALL_CSFK = 22;
    SEC_CSF_INSTALL_NOCAK = 23;
    SEC_CSF_AUTHENTICATE_CSF = 24;
    SEC_CSF_INSTALL_KEY = 25;
    SEC_CSF_AUTHENTICATE_DATA = 26;
    SEC_CSF_INSTALL_SECRET_KEY = 27;
    SEC_CSF_DECRYPT_DATA = 28;
    SEC_NOP = 29;
    SEC_SET_MID = 30;
    SEC_SET_ENGINE = 31;
    SEC_INIT = 32;
    SEC_UNLOCK = 33;
}
```

4.1.3.4 Section blocks

The Section blocks are used to create the sections for an i.MX RT bootable image, for example, all sections for CSF data. For the unsigned image, the Section block is a fixed blank section, as shown below.

```
section (0)
{
}
```

For signed and encrypted image, the following sections are defined for the elftosb utility to generate the CSF descriptor file which is required by CST for CSF data generation.

- SEC_CSF_HEADER

This section defines the necessary elements required for CSF Header generation as well as default values used for other sections throughout the remaining CSF.

Table 6. Elements for CSF Header section generation

Element	Description
Header_Version	HAB library version Valid values: 4.0, 4.1, 4.2, 4.3

Table continues on the next page...

Table 6. Elements for CSF Header section generation (continued)

Header_HashAlgorithm	Default Hash Algorithm Valid values: sha1, sha256, sha512
Header_Engine	Default Engine Valid values: ANY, DCP, CAAM, SW
Header_EngineConfiguration	Default Engine Configuration Recommended value: 0
Header_CertificateFormat	Default Certificate Format Valid values: WTLS, X509
Header_SignatureFormat	Default signature format Valid values: PKCS, CMS
Header_SecurityConfiguration	Fused security configuration Valid values: Engineering, Production
Header_UID	Generic (matches any value) U0, U1,... Un where each Ui=0..255 and n<255
Header_CustomerCode	Value expected in "customer code" fuses 0..255

An example section block is shown as follows.

```

section (SEC_CSF_HEADER;
    Header_Version="4.3",
    Header_HashAlgorithm="sha256",
    Header_Engine="DCP",
    Header_EngineConfiguration=0,
    Header_CertificateFormat="x509",
    Header_SignatureFormat="CMS"
)
{
}

```

- SEC_CSF_INSTALL_SRK

This section contains the elements to authenticate and install the root public key for use in subsequent sections, as shown in the following table.

Table 7. Elements for CSF Install SRK section generation

Element	Description
InstallSRK_Table	Path pointing to the Super Root Key Table file

Table continues on the next page...

Table 7. Elements for CSF Install SRK section generation (continued)

InstallSRK_Source	SRK index with the SRK table
InstallSRK_HashAlgorithm	SRK table hash algorithm. Valid values: SHA1, SHA256 and SHA512

An example section block is shown as follows.

```
section (SEC_CSF_INSTALL_SRK;
    InstallSRK_Table="keys/SRK_1_2_3_4_table.bin", // "valid file path"
    InstallSRK_SourceIndex=0
)
{
}
```

- SEC_CSF_INSTALL_CSFK

This section consists of the elements used to authenticate and install a public key for use in subsequent sections.

Table 8. Elements for CSF Install CSFK section generation

Element	Description
InstallCSFK_File	File path pointing to CSFK certificate
InstallCSFK_CertificateFormat	CSFK certificate format Valid values: WTLS, X509

```
section (SEC_CSF_INSTALL_CSFK;
    InstallCSFK_File="crts/CSF1_1_sha256_2048_65537_v3_usr_cert.pem", // "valid file path"
    InstallCSFK_CertificateFormat="x509" // "x509"
)
{
}
```

- SEC_CSF_INSTALL_NOCAK

The Install NOCAK command authenticates and installs a public key for use with the fast authentication mechanism (HAB 4.1.2 and up). With this mechanism, one key is used for all signatures.

The following table lists the install NOCAK command arguments.

Table 9. Elements for CSF Install NOCAK section generation

Element	Description
InstallNOCAK_File	File path pointing to CSFK certificate
InstallNOCAK_CertificateFormat	CSFK certificate format Valid values: WTLS, X509

An example section block is shown as follows:

```
section (SEC_CSF_INSTALL_NOCAK;
    InstallNOCAK_File= "crts/SRK1_sha256_2048_65537_v3_usr_cert.pem") // "valid file path"
    InstallNOCAK_CertificateFormat= "WTLS" // "WTLS", "X509"
```

```

    )
{
}

```

- SEC_CSF_AUTHENTICATE_CSF

This section is used to authenticate the CSF from which it is executed using the CSFK mentioned in the section above. See the following table for more details.

Table 10. Elements for CSF Authenticate CSF section generation

Element	Description
AuthenticateCSF_Engine	CSF signature hash engine Valid values: ANY, SAHARA, RTIC, DCP, CAAM and SW
AuthenticateCSF_EngineConfiguration	Configuration flags for the hash engine. Note that the hash is computed over an internal RAM copy of the CSF Valid engine configuration values corresponding to engine name.
AuthenticateCSF_SignatureFormat	CSF signature format Valid values: PKCS1, CMS

An example section block is shown as follows:

```

section (SEC_CSF_AUTHENTICATE_CSF)
{
}

```

- SEC_CSF_INSTALL_KEY

This section consists of elements used to authenticate and install a public key for use in subsequent sections, as shown in the following table.

Table 11. Elements for CSF Install Key section generation

Element	Description
InstallKey_File	File path pointing to a Public key file
InstallKey_VerificationIndex	Verification key index in Key store Valid values: 0, 2, 3, 4
InstallKey_TargetIndex	Target key index in key store Valid values: 2, 3, 4
InstallKey_CertificateFormat	Valid values: WTLS, X509
InstallKey_HashAlgorithm	Hash algorithm for certificate binding. If present, a hash of the certificate specified in the File argument is included in the command to prevent installation from other sharing the same verification key Valid values: SHA1, SHA256, SHA512

Table continues on the next page...

```

section (SEC_CSF_INSTALL_KEY;
    InstallKey_File="crt1/IMG1_1_sha256_2048_65537_v3_usr.crt.pem",
    InstallKey_VerificationIndex=0, // Accepts integer or string
    InstallKey_TargetIndex=2) // Accepts integer or string
{
}

```

- SEC_CSF_AUTHENTICATE_DATA

This section contains elements that are used to verify the authenticity of pre-loaded data in memory.

Table 12. Elements for CSF Authenticate Data section generation

Element	Description
AuthenticateData_VerificationIndex	Verification key index in key store
AuthenticateData_Engine	Data signature hash engine Valid values: ANY, DCP, CAAM, SW
AuthenticateData_EngineConfiguration	Configuration flags for the engine
AuthenticateData_SignatureFormat	Data signature format Valid values: PKCS1, CMS
AuthenticateData_Binding	64-bit unique ID (UID) for binding. If present, authentication succeeds only if the UID fuse value matches this argument, and the TYPE fuse value matches the Security Configuration argument from the Header command Valid values: U0, U1, ... U7 with Ui: 0, ..., 255. UID bytes separated by commas

An example section block is shown as follows:

```

section (SEC_CSF_AUTHENTICATE_DATA;
    AuthenticateData_VerificationIndex=2,
    AuthenticateData_Engine="DCP",
    AuthenticateData_EngineConfiguration=0)
{
}

```

- SEC_CSF_INSTALL_SECRET_KEY

This section contains elements used to install the secret key to the MCU secret key store which is used for KeyBlob decryption. This section is required for encrypted image generation and not for signed image.

Table 13. Elements for CSF Install Secret Key section generation

Element	Description
SecretKey_Name	Specifies the file path used for CST to generate the random decryption key file
SecretKey_Length	Key length in bits Valid values: 128, 192, and 256
SecretKey_VerifyIndex	Master KEK index Valid values: 0 or 1
SecretKey_TargetIndex	Target secret key store index Valid values: 0-3
SecretKey_BlobAddress	Internal or external DDR address

An example section block is shown as follows:

```
section (SEC_CSF_INSTALL_SECRET_KEY;
    SecretKey_Name="dek.bin",
    SecretKey_Length=128,
    SecretKey_VerifyIndex=0,
    SecretKey_TargetIndex=0)
{
}
```

- SEC_CSF_DECRYPT_DATA

This section is required for encrypted image generation and not for signed image. It contains the necessary elements used to decrypt and authenticate a list of code/data blocks using the secret key stored in the secret key store, as shown in the following table.

Table 14. Elements for CSF Decrypt Data section generation

Element	Description
Decrypt_Engine	MAC engine Valid value: CAAM, DCP
Decrypt_EngineConfiguration	Configuration flags for the engine Default value: 0
Decrypt_VerifyIndex	Secret key index in the Secret key store Valid values: 0-3
Decrypt_MacBytes	Size of MAC in bytes If engine is CAAM, the valid value is even number between 4-16. The recommended value is 16. If engine is DCP, the valid value is 16.

An example section block is shown as follows.

```
section (SEC_CSF_DECRYPT_DATA;
    Decrypt_Engine="DCP",
    Decrypt_EngineConfiguration="0", // "valid engine configuration values"
    Decrypt_VerifyIndex=0,
    Decrypt_MacBytes=16)
{
}
```

- SEC_NOP

The command in this section has no effect. It also has no arguments.

An example section block is shown as follows.

```
section (SEC_NOP)
    // NOP command has no arguments
{
}
```

- SEC_SET_MID

The Set MID command selects a range of fuse locations to use as a manufacturing identifier (MID). MID values are bound with Authenticate Data signatures when verified using keys with the MID binding flag in the Install Key command.

Table 15. Elements for CSF Set MID section generation

Element	Description
SetMID_Bank	Fuse bank containing MID. Valid values: 0, ..., 255
SetMID_Row	Starting row number of MID within bank. Valid values: 0, ..., 255
SetMID_Fuse	Starting fuse of MID within row. Valid values: 0, ..., 255
SetMID_Bits	Number of bits for MID. Valid values: 0, ..., 255

An example section block is shown as follows:

```
section (SEC_SET_MID;
    SetMID_Bank = 4,
    SetMID_Row = 0,
    SetMID_Fuse = 7,
    SetMID_Bits = 64)
{
}
```

- SEC_SET_ENGINE

The Set Engine command selects the default engine and engine configuration for a given algorithm.

Table 16. Elements for CSF Set Engine section generation

Element	Description
SetEngine_Engine	Engine Use ANY to restore the HAB internal criteria. Valid values: ANY, SAHARA, RTIC, DCP, CAAM and SW
SetEngine_HashAlgorithm	Hash algorithm Valid values: SHA1, SHA256 and SHA512
SetEngine_EngineConfiguration	Configuration flags for the engine. Valid engine configuration values corresponding to engine name.

An example section block is shown as follows:

```
section (SEC_SET_ENGINE;
    SetEngine_HashAlgorithm = "sha256",
    SetEngine_Engine = "DCP",
    SetEngine_EngineConfiguration = "0")
{
}
```

• SEC_INIT

The Init command initializes specified engine features when exiting the internal BootROM.

Table 17. Elements for CSF Init section generation

Element	Description
INIT_Engine	Engine to initialize Valid value – SRTC
INIT_Features	Comma-separated list of features to initialize Valid engine feature corresponding to engine argument.

An example section block is shown as follows:

```
section (SEC_INIT;
    Init_Engine = "SRTC")
    // Init_Features= "MID"
{
}
```

• SEC_UNLOCK

The Unlock command prevents specified engine features from being locked when exiting the internal BootROM.

Table 18. Elements for CSF Unlock section generation

Element	Description
Unlock_Engine	Engine to unlock

Table continues on the next page...

Table 18. Elements for CSF Unlock section generation (continued)

	Valid values: SRTC, CAAM, SNVS and OCOTP
Unlock_features	Comma-separated list of features to unlock Valid engine feature corresponding to engine argument.
Unlock_UID	Device specific 64-bit UID U0, U1, ..., U7 with Ui=0...255 UID bytes separated by commas

An example section block is shown as follows:

```
section (SEC_UNLOCK;
    Unlock_Engine = "OCOTP",
    Unlock_features = "JTAG, SRK REVOKE",
    Unlock_UID = "0x01, 0x23, 0x45, 0x67, 0x89, 0xab, 0xcd, 0xef")
{
}
```

4.1.4 BD file for memory programming

Typically, “load”, “enable”, and “erase” commands are the most commonly used commands in a BD file for memory programming.

1. **load** command: This command loads raw binary, srec file, elf file, and hex string. It also supports loading data to external memory devices, for example:
 - Load itcm_boot_image.bin > 0x8000; (Load data to ITCM)
 - Load flexspi_nor_boot_image.bin > 0x60001000; (Load data to the memory mapped memory device)
2. **enable** command: This command configures external memory devices, for example:
 - Enable flexspinor 0x1000
3. **erase** command: This command erases a memory range in the selected memory device. For example:
 - Erase 0x60000000..0x60010000 (Erase 64 KB from FlexSPI NOR)

4.2 Generate unsigned normal i.MX RT bootable image

Typically, the unsigned bootable image is generated and programmed to the destination memory during the development phase.

The elftosb utility supports unsigned bootable image generation using options, BD file, and ELF/SREC file generated by toolchain.

Using the LED blinky project as an example, here are the steps to create a bootable image for the Flashloader.

1. **Step 1:** Create a BD file. For unsigned image creation, the “constants” block is optional, as shown below.

```
options {
    flags = 0x00;
    startAddress = 0x60000000;
    ivtOffset = 0x1000;
    initialLoadSize = 0x2000;
}

sources {
    elfFile = extern(0);
}
```

```
section (0)
{
}
```

After the BD file is created, place it into the same folder that has the elftosb utility executable.

2. **Step 2:** Copy led-blinky.srec provided in the release package into the same folder that has the elftosb utility executable.
3. **Step 3:** Generate the bootable image using the elftosb utility.

```
$ ./elftosb -f imx -V -c Example_BD_Files/imx-unsigned.bd -o ivt_led_blinky.bin led_blinky.srec
```

Figure 2. Example command to generate unsigned boot image

Then, there are two bootable images generated by the elftosb utility.

The first one is ivt_flashloader_unsigned.bin. The memory regions from 0 to ivt_offset are filled with padding bytes (all 0x00s).

The second one is ivt_led_blinky_unsigned_nopadding.bin, which starts from ivtdata directly without any padding before ivt.

4.3 Generate signed normal i.MX RT bootable image

To generate a signed bootable image using the elftosb utility, perform the following steps:

1. **Step 1:** Create a BD file. The BD file can be as follows.

```
options {
    flags = 0x08;
    startAddress = 0x60000000;
    ivtOffset = 0x1000;
    initialLoadSize = 0x2000;
}

sources {
    elfFile = extern(0);
}

constants {
    SEC_CSF_HEADER                = 20;
    SEC_CSF_INSTALL_SRK           = 21;
    SEC_CSF_INSTALL_CSFK          = 22;
    SEC_CSF_INSTALL_NOCAK         = 23;
    SEC_CSF_AUTHENTICATE_CSF      = 24;
    SEC_CSF_INSTALL_KEY           = 25;
    SEC_CSF_AUTHENTICATE_DATA     = 26;
    SEC_CSF_INSTALL_SECRET_KEY    = 27;
    SEC_CSF_DECRYPT_DATA           = 28;
    SEC_NOP                       = 29;
    SEC_SET_MID                   = 30;
    SEC_SET_ENGINE                = 31;
    SEC_INIT                     = 32;
    SEC_UNLOCK                    = 33;
}

section (SEC_CSF_HEADER;
    Header_Version="4.2",
    Header_HashAlgorithm="sha256",
    Header_Engine="DCP",
    Header_EngineConfiguration=0,
    Header_CertificateFormat="x509",
    Header_SignatureFormat="CMS"
```

```

    )
{
}

section (SEC_CSF_INSTALL_SRK;
    InstallSRK_Table="keys/SRK_1_2_3_4_table.bin", // "valid file path"
    InstallSRK_SourceIndex=0
)
{
}

section (SEC_CSF_INSTALL_CSFK;
    InstallCSFK_File="crts/CSF1_1_sha256_2048_65537_v3_usr.crt.pem", // "valid file path"
    InstallCSFK_CertificateFormat="x509" // "x509"
)
{
}

section (SEC_CSF_AUTHENTICATE_CSF)
{
}

section (SEC_CSF_INSTALL_KEY;
    InstallKey_File="crts/IMG1_1_sha256_2048_65537_v3_usr.crt.pem",
    InstallKey_VerificationIndex=0, // Accepts integer or string
    InstallKey_TargetIndex=2) // Accepts integer or string
{
}

section (SEC_CSF_AUTHENTICATE_DATA;
    AuthenticateData_VerificationIndex=2,
    AuthenticateData_Engine="DCP",
    AuthenticateData_EngineConfiguration=0)
{
}

section (SEC_SET_ENGINE;
    SetEngine_HashAlgorithm = "sha256", // "sha1", "Sha256", "sha512"
    SetEngine_Engine = "DCP", // "ANY", "SAHARA", "RTIC", "DCP", "CAAM" and "SW"
    SetEngine_EngineConfiguration = "0") // "valid engine configuration values"
{
}

section (SEC_UNLOCK;
    Unlock_Engine = "SNVS",
    Unlock_features = "ZMK WRITE"
)
{
}

```

After the blank BD file is created, place it into the same folder that holds the elftosb utility executable.

2. **Step 2:** Copy led-blinky.srec provided in the release package into the same folder that holds the elftosb utility executable.
3. **Step 3:** Copy the "cst" executable, "crts" folder, and "keys" folder from "<cst_installation_dir>" to the same folder that holds the elftosb utility executable.
4. **Step 4:** Generate a bootable image using the elftosb utility.

```
$ ./elftosb -f imx -V -c Example_BD_Files/imx-signed.bd -o ivt_led_blinky_signed.bin led_blinky.srec
```

Figure 3. Example command to generate a signed boot image

Then, there are two bootable images generated by the elftosb utility. The first one is `ivt_flashloader_signed.bin`. The memory regions from 0 to `ivt_offset` is filled with padding bytes (all 0x00s). The second one is `ivt_flashloader_signed_nopadding.bin`, which starts from `ivt_offset` directly. The CSF section is generated and appended to the unsigned bootable image successfully.

4.4 Generate encrypted XIP image

On-the-fly AES decryption (OTFAD) engine is embedded in certain models of i.MX RT devices. If an SNVS key is selected as OTFAD's KEK, the pre-encryption process has to be performed on-chip, where the MCU flashloader can be applied. In this case, the following steps are required:

1. **Step 1:** Generate a signed or unsigned bootable application image, as is stated in 4.2 or 4.3.
2. **Step 2:** Generate a flashloader image in the similar manner to 4.3, with `flashloader.srec` provided in the release package and the BD file below:

```
options {
    flags = 0x08;
    startAddress = 0x20205800;
    ivtOffset = 0x0;
    initialLoadSize = 0x2000;
    entryPointAddress = 0x20205a00;
}

sources {
    elfFile = extern(0);
}

constants {
    SEC_CSF_HEADER                = 20;
    SEC_CSF_INSTALL_SRK           = 21;
    SEC_CSF_INSTALL_CSFK         = 22;
    SEC_CSF_INSTALL_NOCAK        = 23;
    SEC_CSF_AUTHENTICATE_CSF     = 24;
    SEC_CSF_INSTALL_KEY          = 25;
    SEC_CSF_AUTHENTICATE_DATA    = 26;
    SEC_CSF_INSTALL_SECRET_KEY   = 27;
    SEC_CSF_DECRYPT_DATA          = 28;
    SEC_NOP                       = 29;
    SEC_SET_MID                   = 30;
    SEC_SET_ENGINE                = 31;
    SEC_INIT                     = 32;
    SEC_UNLOCK                    = 33;
}

section (SEC_CSF_HEADER;
    Header_Version="4.2",
    Header_HashAlgorithm="sha256",
    Header_Engine="ANY",
    Header_EngineConfiguration=0,
    Header_CertificateFormat="x509",
    Header_SignatureFormat="CMS"
)
{
}
```

```

section (SEC_CSF_INSTALL_SRK;
    InstallSRK_Table="keys/SRK_1_2_3_4_1024_table.bin", // "valid file path"
    InstallSRK_SourceIndex=0
)
{
}

section (SEC_CSF_INSTALL_CSFK;
    InstallCSFK_File="crts/CSF1_1_sha256_1024_65537_v3_usr crt.pem",
    InstallCSFK_CertificateFormat="x509" // "x509"
)
{
}

section (SEC_CSF_AUTHENTICATE_CSF)
{
}

section (SEC_CSF_INSTALL_KEY;
    InstallKey_File="crts/IMG1_1_sha256_1024_65537_v3_usr crt.pem",
    InstallKey_VerificationIndex=0, // Accepts integer or string
    InstallKey_TargetIndex=2) // Accepts integer or string
{
}

section (SEC_CSF_AUTHENTICATE_DATA;
    AuthenticateData_VerificationIndex=2,
    AuthenticateData_Engine="ANY",
    AuthenticateData_EngineConfiguration=0)
{
}

section (SEC_SET_ENGINE;
    SetEngine_HashAlgorithm = "sha256", // "sha1", "Sha256", "sha512"
    SetEngine_Engine = "ANY", // "ANY", "SAHARA", "RTIC", "DCP", "CAAM" and "SW"
    SetEngine_EngineConfiguration = "0") // "valid engine configuration values"
{
}

section (SEC_UNLOCK;
    Unlock_Engine = "SNVS, OCOTP", // "SRTC", "CAAM", SNVS and OCOTP
    Unlock_features = "ZMK WRITE, SRK REVOKE" // "Refer to Table-24"
)
{
}

```

Assume the generated file's name is "flashloader.bin" (or "flashloader_nopadding.bin", actually they are identical so either can be used in the following steps).

3. **Step 3:** Copy "flashloader.bin" and the "sdphost", "blhost" executables provided in the release package into the same folder as the bootable application image in Step 1.
4. **Step 4:** Generate and program the encrypted XIP image on-chip (via the serial port as an example):


```
$ ./sdphost -p com8 -- write-file 0x20205800 flashloader.bin
$ ./sdphost -p com8 -- jump-address 0x20205800
$ ./blhost -p com8 -- fill-memory 0x2000 4 0xc0000001
$ ./blhost -p com8 -- configure-memory 9 0x2000
$ ./blhost -p com8 -t 60000 -- flash-erase-all 9
$ ./blhost -p com8 -- fill-memory 0x3000 4 0xe0000100
$ ./blhost -p com8 -- fill-memory 0x3004 4 0x60001000
$ ./blhost -p com8 -- fill-memory 0x3008 4 0x6000ffff
$ ./blhost -p com8 -- configure-memory 9 0x3000
$ ./blhost -p com8 -- write-memory 0x60001000 ivt_led_demo_unsigned_nopadding.bin
```

Figure 4. Example command to generate and program an encrypted XIP image on-chip

See MCU Flashloader Reference Manual for more detailed information.

Chapter 5

Generate SB file for bootable image programming

To make the manufacturing process easier, all the commands supported by the flashloader and bootable image can be wrapped into a single SB file. Even if there are any changes in the application, MfgTool still uses this SB file to manufacture. The SB file can be updated separately without updating scripts for MfgTool use.

In this chapter, a bootable image will be created using the method in former chapter. Then corresponding SB file is generated using the bootable image. The BD file is prepared first to generate SB file for bootable image.

5.1 Generate SB file for FlexSPI NOR image programming

5.1.1 Generate Normal Bootable Image

For example, in RT1010, the FlexSPI NOR memory starts from address 0x6000_0000 and IVT from offset 0x1000. After following the steps in Section 4.2 (*Generate unsigned normal i.MX RT bootable image*) and BD file generation, here is the usage of the elftosb utility to create bootable image for FlexSPI NOR. All the BD files are provided in the release package. The figure below refers to the example command to generate a signed image.

```
elftosb -f imx -V -c imx-flexspnor-normal-signed.bd -o ivt_flexspi_xip_signed.bin led_demo_evk_flexspi_nor_0x60002000.elf
Section: 0x14
Section: 0x15
Section: 0x16
Section: 0x18
Section: 0x19
Section: 0x1a
Section: 0x1f
Section: 0x21
CSF Processed successfully and signed data available in csf.bin
iMX bootable image generated successfully
```

Figure 5. Example command to generate signed FlexSPI boot image

After running above command, a file with suffix “_nopadding.bin” is available into destination memory via subsequent SB file based on this binary.

5.1.2 Generate SB file for plaintext FlexSPI NOR image programming

Usually, a BD file for FlexSPI NOR boot consists of seven parts.

1. The bootable image file path is provided in sources block.
2. The FlexSPI NOR Configuration Option block is provided in section block.
3. To enable FlexSPI NOR access, the “enable” command must be used after the option block.
4. If the flash device is not erased, an “erase” command is required before programming data to the flash device. The erase operation is time consuming and is not required for a blank flash device (factory setting) during manufacturing.
5. The FlexSPI NOR Configuration Block (FNORCB) is required for FlexSPI NOR boot. To program the FNORCB generated by FlexSPI NOR Configuration Option block, a special magic number ‘0xF000000F’ must be loaded into RAM first.
6. To notify the flashloader to program the FNORCB, an “enable” command must be used after the magic number is loaded.
7. After the above operation, the flashloader can program the bootable image binary into Serial NOR Flash through FlexSPI module using the load command.

NOTE

For redundant boot images, it is necessary to embed the FNORCB in the bin file to ensure FNORCB be programmed to 0x60000400. In this case steps 5 and 6 should be skipped.

An example containing the above steps is shown in the figure below.

```
# The source block assign file name to identifiers
sources {
    myBinFile = extern (0); (1)
}

# The section block specifies the sequence of boot commands to be written to the SB file
section (0) {
    # 1. Prepare the flash option
    load 0xc0000406 > 0x2000; (2)
    enable flexspinor 0x2000; (3)

    # 2. Erase flash as needed
    erase 0x60000000..0x60010000; (4)

    $ 3. Program config block
    load 0xf000000f > 0x3000; (5)
    enable flexspinor 0x3000; (6)

    $ 4. Program image
    load myBinFile > 0x60001000; (7)
}
```

Figure 6. Example BD file for FlexSPI NOR programming

Here is an example to generate SB file using the elftosb utility, ivt_flexspi_nor_xip.bin, and BD file shown in the figure below.

```
$ ./elftosb.exe -f kinetis -V -c program_flexspinor_image_hyperflash.bd -o boot_image.sb ivt_flexspi_xip_nopadding.bin
Boot Section 0x00000000:
FILL | adr=0x00002000 | len=0x00000004 | ptn=0xc0233007
ENA | adr=0x00002000 | cnt=0x00000004 | flg=0x0900
ERAS | adr=0x60000000 | cnt=0x00100000 | flg=0x0000
FILL | adr=0x00003000 | len=0x00000004 | ptn=0xf000000f
ENA | adr=0x00003000 | cnt=0x00000004 | flg=0x0900
LOAD | adr=0x60001000 | len=0x00001884 | crc=0x55934849 | flg=0x0000
```

Figure 7. Example command to generate SB file for FlexSPI NOR programming

After the above command, a file named boot_image.sb will be created in the same folder that holds the elftosb utility executable.

5.1.3 Generate SB file for FlexSPI NOR Image encryption and programming

Usually, a BD file for FlexSPI NOR image encryption and programming consists of seven steps.

1. The bootable image file path is provided in sources block.
2. Enable FlexSPI NOR access using FlexSPI NOR Configuration Option block.
3. Erase the flash device if it is not blank. The erase operation is time consuming and is not required for a blank flash device (factory setting) during manufacturing.
4. Enable image encryption using FlexSPI NOR on-chip OTFAD pre-encryption option block.
5. Program FNORCB using magic number.

6. Program boot image binary into Serial NOR via FlexSPI module.
7. Enable Encrypted XIP fuse bits.

NOTE

For redundant boot images, it is necessary to embed the FNORCB in the bin file to ensure FNORCB be programmed to 0x60000400. In this case step 5 should be skipped.

```
# The source block assign file name to identifiers
sources {
    myBinFile = extern (0); (1)
}

# The section block specifies the sequence of boot commands to be written to the SB file
section (0) {
    # 1. Prepare the flash option
    load 0xc0000406 > 0x2000; (2)
    enable flexspinor 0x2000;

    # 2. Erase flash as needed
    erase 0x60000000..0x60010000; (3)

    # 3. Prepare the FlexSPI NOR on-chip OTFAD pre-encryption option
    load 0xe0000100 > 0x4000;
    load 0x60001000 > 0x4004;
    load 0x6000ffff > 0x4008;
    enable flexspinor 0x4000; (4)

    $ 4. Program config block
    load 0xf000000f > 0x3000;
    enable flexspinor 0x3000; (5)

    $ 5. Program image
    load myBinFile > 0x60001000; (6)

    $ 6. Program fuses enable OTFAD, keysrc SNVS[127:0]
    load fuse 0x10000000 > 0x03;
    load fuse 0x00000100 > 0x23; (7)
}
```

Figure 8. Example BD file for encrypted FlexSPI NOR image generation and programming

The steps to generate SB file is the same as in the above section.

5.2 Generate SB file for fuse programming

In certain cases, the fuse must be programmed first to enable specific features for selected boot devices or security levels. For example, to enable HAB closed mode, the fuse must be programmed first.

The elftosb utility can support programming the fuses using the built-in command *load fuse*. An example to program SRK table and enable HAB closed mode is shown as follows.

```
# The source block assign file name to identifiers
sources {
}
```

```
constants {  
}  
  
section (0) {  
  
    # Program SRK table  
    load fuse 0xD132E7F1 > 0x18;  
    load fuse 0x63CD795E > 0x19;  
    load fuse 0x8FF38102 > 0x1A;  
    load fuse 0x22A78E77 > 0x1B;  
    load fuse 0x01019c82 > 0x1C;  
    load fuse 0xFC3AC699 > 0x1D;  
    load fuse 0xF2C327A3 > 0x1E;  
    load fuse 0xDAC9214E > 0x1F;  
  
    # Program SEC_CONFIG to enable HAB closed mode  
    load fuse 0x00000002 > 0x06;  
  
}
```

Chapter 6

Program bootable image


Bootable image programming is supported by MfgTool only.

6.1 MfgTool

The MfgTool supports i.MX RT BootROM and MCUBOOT-based Flashloader. It can be used in factory production environment. The MfgTool can detect i.MX RT BootROM devices connected to a PC and invokes “blhost” to program the image on target memory devices connected to the i.MX RT device.

The template of MfgTool configuration profile is provided along with this document. It is applicable to most use cases without any modifications.

6.1.1 MfgTool Directory structure



1. In the release package, the mfgtools-rel folder appears in the tools folder along with blhost folder.

- The blhost.exe appears in the blhost/win folder and the MfgTools executable “MfgTool2.exe”.
- The Profiles folder contains the profile for the supported devices that include an “OS Firmware” folder and player.ini file.
- The ucl2.xml file in the OS Firmware folder is the main .xml file that MfgTool processes. It contains the manufacturing process flow for the device. The process includes identification parameters for the device and blhost commands parameter to identify the device connected to the PC host and a set of blhost commands required for updating the image. The ucl2.xml file can be customized to suit custom setup or manufacturing process flow. The folder contains example XML files for user’s reference. An example ucl2.xml is shown below. In general, it defines the supported states and lists.

```
<UCL>
<CFG>
  <STATE name="BootStrap" dev="MXRT105X" vid="1FC9" pid="0130"/> <!-- I.MX SDP USB-HID -->
  <STATE name="Blhost" dev="KBL-HID" vid="15A2" pid="0073"/> <!-- RIBBLE USB-HID -->
</CFG>

<LIST name="MXRT105X-DevBoot" desc="Boot Flashloader">
  <!-- Stage 1, load and execute Flashloader -->
  <CMD state="BootStrap" type="boot" body="BootStrap" file="ivt_flashloader.bin" > Loading Flashloader. </CMD>
  <CMD state="BootStrap" type="jump" onError = "ignore"> Jumping to Flashloader. </CMD>

  <!-- Stage 2, Program boot image into external memory using Flashloader -->
  <CMD state="Blhost" type="blhost" body="get-property 1" > Get Property 1. </CMD> <!--Used to test if flashloader runs successfully-->
  <CMD state="Blhost" type="blhost" timeout="15000" body="receive-sb-file \"Profiles\\MXRT105X\\OS Firmware\\boot_image.sb\\\" > Program Boot Image. </CMD>
  <CMD state="Blhost" type="blhost" body="Update Completed!>Done</CMD>
</LIST>

<LIST name="MXRT105X-SecureBoot" desc="Boot Signed Flashloader">
  <!-- Stage 1, load and execute Flashloader -->
  <CMD state="BootStrap" type="boot" body="BootStrap" file="ivt_flashloader_signed.bin" > Loading Flashloader. </CMD>
  <CMD state="BootStrap" type="jump" onError="ignore"> Jumping to Flashloader. </CMD>

  <!-- Stage 2, Enable HAB closed mode using Flashloader -->
  <CMD state="Blhost" type="blhost" body="get-property 1" ifhab="Open" > Get Property 1. </CMD> <!--Used to test if flashloader runs successfully-->
  <CMD state="Blhost" type="blhost" body="receive-sb-file \"Profiles\\MXRT105X\\OS Firmware\\enable_hab.sb\\\" ifhab="Open" > Program Boot Image. </CMD>
  <CMD state="Blhost" type="blhost" body="reset" ifhab="Open"> Reset. </CMD> <!--Reset device to enable HAB Close Mode-->

  <!-- Stage 3, Program signed image into external memory using Flashloader -->
  <CMD state="Blhost" type="blhost" body="get-property 1" ifhab="Close"> Get Property 1. </CMD> <!--Used to test if flashloader runs successfully-->
  <CMD state="Blhost" type="blhost" timeout="15000" body="receive-sb-file \"Profiles\\MXRT105X\\OS Firmware\\boot_image_signed.sb\\\" ifhab="Close" > Program Boot Image. </CMD>
  <CMD state="Blhost" type="blhost" body="Update Completed!>Done</CMD>
</LIST>
</UCL>
```

Figure 10. Example UCL2.xml settings

- The “ivt_flashloader.bin” file under the “OS firmware” is the Flashloader released to support image programming.
- The “ivt_flashloader_signed.bin” file under the “OS firmware” is the bootable Flashloader image file generated by users for Secure Boot solution in production phase, it can be generated by following Section 4.3.
- The “boot_image.sb” file under the “OS firmware” is the wrapped file with command sequences and bootable images generated by the users using the elftosb utility.
- The “enable_hab.sb” file under the “OS firmware” is the wrapped file with command sequences that programs Fuses to enable HAB closed mode, which is generated by the users using the elftosb utility.
- The play.ini in the “Device” profile folder contains configurable parameters for the manufacturing tool application.
- The cfg.ini and UICfg.ini files provide customizable parameters for the look and feel of the tool’s GUI. The cfg.ini in tool’s GUI is used to select “chip”, “platform” and “name” in list. Refer to the example below

NOTE

Select appropriate “chip” from Device list, “name” from list in ucl2.xml in Device/OS Firmware folder.

```
[profiles]
chip = MXRT101X

[platform]
board =

[LIST]
name = MXRT101X-DevBoot
```

- UICfg.ini is used to select the number of instances supported by MfgTool UI. The valid instance range is 1-4.

12. The MfgTool.log text file is a useful tool to debug failures reported on MfgTool UI. The MfgTool logs the entire command line string which was used to invoke blhost and collects the output response text the blhost puts out on stdout into the MfgTool log file. The log file should be the considered first while troubleshooting.

6.1.2 Preparation before image programming using MfgTool

See [Chapter 4, Generate i.MX RT bootable image](#) and [Chapter 5, Generate SB file for bootable image programming](#) for more details.

6.2 Connect to the i.MX RT Platform

The i.MX RT platform connects to a host computer to interface with the i.MX RT BootROM application. After the platform connects in serial downloader mode, use the MfgTool to program bootable image into the target flash memory. If both cfg.ini and UICfg.ini files are configured appropriately, MfgTool recognizes the device and establishes the connection.

The figure below shows that the MfgTool has been connected.




Figure 11. MfgTool GUI with device connected

6.3 Program bootable image during development

In development phase, the device may be in HAB open mode for most use cases. Users can configure the "name" field in cfg.ini file as <Device>-DevBoot, then prepare the boot_image.sb file using the elftosb utility. After the "boot_image.sb" is generated, place it into "<Device>/OS Firmware/" folder. Then put device into serial downloader mode and connect it to host PC. After opening the MfgTool2.exe and click "Start" to trigger a programming sequence. When the programming completes, the window shown in the figure below appears. To exit MfgTool, click "Stop" and then "Exit".




Figure 12. Successful result for programming with MfgTool for DevBoot

6.4 Program bootable image for production

In production phase, the device can be in HAB closed mode for most use cases. Users can configure the “name” field in cfg.ini file as <Device>-SecureBoot, then prepare the boot_image.sb file, enable_hab.sb and ivt_flashloader_signed.bin using the elftosb utility. After all are generated, place them into “<Device>/OS Firmware/” folder, then put device in serial downloader, connect it to host PC. Open MfgTool2.exe and click “Start” to trigger a programming sequence. After the programming completes, the window below will be seen. To exit MfgTool, click “Stop” and then “Exit”.




Figure 13. Successful result for programming with MfgTool for Secure Boot

Chapter 7

Appendix

7.1 Example of complete manufacturing flow

Using a pre-compiled led-demo as an example, a quick start guide is provided in this section to demonstrate the complete manufacturing flow for FlexSPI NOR boot based on MIMXRT1010-EVK board.

7.1.1 Manufacturing process in Development phase

In development phase, generally the image is unsigned and is used for functional testing.

7.1.1.1 Create i.MX RT bootable image

Using Chapter 4, *Generate i.MX RT bootable image*, based on the memory map assigned for RT1010 SoC, here are the steps to generate i.MX RT bootable image using elftosb utility.

1. Generate the BD file for boot image generation. The BD file content is showed as follows.

```
options {
    flags = 0x00;
    startAddress = 0x60000000;
    ivtOffset = 0x1000;
    initialLoadSize = 0x2000;
}

sources {
    elfFile = extern(0);
}

section (0)
{
}
```

2. Generate the i.MX RT bootable image using elftosb utility.

Here is the example command:

```
$ ./elftosb -f imx -V -c imx-flexspinoor-normal-unsigned.bd -o ivt_led_blinky_nopadding.bin led_blinky.srec
```

Figure 14. Example command to generate FlexSPI NOR boot image

- ivt_flexspi_nor_xip.bin
- ivt_flexspi_nor_xip_nopadding.bin

The ivt_flexspi_nor_xip_nopadding.bin will be used to generate SB file for QSPI NOR Flash programming in a subsequent section.

7.1.1.2 Create SB file for Adesto 25SF128A programming

An example to generate the SB file for Adesto 25SF128A programming for MIMXRT1010-EVK board is shown as follows.

```
# The source block assign file name to identifiers
sources {
    myBinFile = extern (0);
}
```

```

constants {
    kAbsAddr_Start= 0x60000000;
    kAbsAddr_Ivt = 0x60001000;
    kAbsAddr_App = 0x60002000;
}

# The section block specifies the sequence of boot commands to be written to the SB file
section (0) {

    #1. Prepare Flash option
    # 0xc0000207 is the tag for Serial NOR parameter selection
    # bit [31:28] Tag fixed to 0x0C
    # bit [27:24] Option size fixed to 0
    # bit [23:20] Flash type option
    #
    #     0 - QuadSPI SDR NOR
    #     1 - QuadSPI DDR NOR
    #     2 - HyperFLASH 1V8
    #     3 - HyperFLASH 3V
    #     4 - Macronix Octal DDR
    #     6 - Micron Octal DDR
    #     8 - Adesto EcoXIP DDR
    # bit [19:16] Query pads (Pads used for query Flash Parameters)
    #
    #     0 - 1
    #     2 - 4
    #     3 - 8
    # bit [15:12] CMD pads (Pads used for command)
    #
    #     0 - 1
    #     2 - 4
    #     3 - 8
    # bit [11: 08] misc options
    # bit [07: 04] fixed to 0
    # bit [03: 00] Flash Frequency, device specific
    #
    load 0xc0000407 > 0x2000;
    # Configure QSPI NOR Flash using option a address 0x2000
    enable flexspinor 0x2000;

    #2 Erase flash as needed. (Here only 1MBytes are erased)
    erase 0x60000000..0x60100000;

    #3. Program config block
    # 0xf000000f is the tag to notify Flashloader to program FlexSPI NOR config block to the start
of device
    load 0xf000000f > 0x3000;
    # Notify Flashloader to response the option at address 0x3000
    enable flexspinor 0x3000;

    #4. Program image
    load myBinFile > kAbsAddr_Ivt;
}

```

After the BD file is ready, the next step is to generate the boot_image.sb file that is for MfgTool use later. Here is the example command:

```
$ ./elftosb -f kinetis -V -c program_flexspinor_image_qspinor_qebit.bd -o led_blinky.sb ivt_led_blinky_nopadding.bin
```

Figure 15. Example command to generate SB file for FlexSPI NOR programming

After performing above command, the boot_image.sb is generated in elftosb utility folder.

7.1.1.3 Program Image to Flash using MfgTool

Use the following steps to program a boot image into a flash device

1. Copy the boot_image.sb file to "<mfgtool_root_dir>/Profiles/device_name/OS Firmware" folder
2. Change the "name" under "[List]" to MXRT1010-SecureBoot in cfg.ini file in <mfgtool_root_dir> folder
3. Put the device_name-EVK board to Serial Downloader mode by setting SW8 to "1-OFF, 2-ON, 3-OFF, 4-ON"
4. Power up device_name-EVK board and insert USB cable to J9
5. Open MfgTool, it will show as the detected device like the one shown in Figure 19
6. Click "Start", MfgTool will do manufacturing process. After completion, it will show the status as success as shown in Figure 20. Click "Stop" and close the MfgTool
7. Put the device_name-EVK board to internal boot mode and select as boot device by setting SW to "1-OFF, 2-ON, 3-ON, 4-OFF". Then reset the device to start running application

7.1.2 Manufacturing process in Production phase

In production phase, the image requires to be signed and possibly encrypted. In this case, the device must be configured to HAB closed mode.

Assuming the PKI tree is ready for cst use, copy "ca", "crts", and "keys" folder and cst executable to the folder that holds the elftosb utility executable, as shown below

ca	10/4/2017 10:18 A...	File folder	
crts	10/4/2017 10:18 A...	File folder	
keys	10/4/2017 10:19 A...	File folder	
cst.exe	10/6/2017 3:16 AM	Application	1,847 KB
elftosb.exe	10/9/2017 6:40 PM	Application	3,200 KB

Figure 16. Copy required key and certificates for signed image generation

7.1.2.1 Generate signed i.MX RT bootable image

To generate a bootable image for a specific memory, users need the memory map of the i.MX RT device SoC. Chapter 4, *Generate i.MX RT bootable image*, provides details for generating a bootable image. Here are the steps to generate signed i.MX RT bootable image using the elftosb utility.

1. Generate the BD file for boot image generation. The BD file content is showed in the figure below. It is also available in the release package in folder.

```
options {
    flags = 0x08;
    startAddress = 0x00000000;
    ivtOffset = 0x1000;
    initialLoadSize = 0x2000;
    //DCDFilePath = "dcd.bin";
    # Note: This is required if the cst and elftosb are not in the same folder
    //cstFolderPath = "path/CSTFolder";
    # Note: This is required if the default entrypoint is not the Reset_Handler
    # Please set the entryPointAddress to base address of Vector table
    //entryPointAddress = 0x0002000;
}

sources {
    elfFile = extern(0);
}
```

```

}

constants {
    SEC_CSF_HEADER = 20;
    SEC_CSF_INSTALL_SRK = 21;
    SEC_CSF_INSTALL_CSFK = 22;
    SEC_CSF_INSTALL_NOCAK = 23;
    SEC_CSF_AUTHENTICATE_CSF = 24;
    SEC_CSF_INSTALL_KEY = 25;
    SEC_CSF_AUTHENTICATE_DATA = 26;
    SEC_CSF_INSTALL_SECRET_KEY = 27;
    SEC_CSF_DECRYPT_DATA = 28;
    SEC_NOP = 29;
    SEC_SET_MID = 30;
    SEC_SET_ENGINE = 31;
    SEC_INIT = 32;
    SEC_UNLOCK = 33;
}

section (SEC_CSF_HEADER;
    Header_Version="4.2",
    Header_HashAlgorithm="sha256",
    Header_Engine="DCP",
    Header_EngineConfiguration=0,
    Header_CertificateFormat="x509",
    Header_SignatureFormat="CMS")
{
}

section (SEC_CSF_INSTALL_SRK;
    InstallSRK_Table="keys/SRK_1_2_3_4_table.bin", // "valid file path"
    InstallSRK_SourceIndex=0)
{
}

section (SEC_CSF_INSTALL_CSFK;
    InstallCSFK_File="crts/CSF1_1_sha256_2048_65537_v3_usr crt.pem", // "valid file path"
    InstallCSFK_CertificateFormat="x509") // "x509"
{
}

section (SEC_CSF_AUTHENTICATE_CSF)
{
}

section (SEC_CSF_INSTALL_KEY;
    InstallKey_File="crts/IMG1_1_sha256_2048_65537_v3_usr crt.pem",
    InstallKey_VerificationIndex=0, // Accepts integer or string
    InstallKey_TargetIndex=2) // Accepts integer or string
{
}

section (SEC_CSF_AUTHENTICATE_DATA;
    AuthenticateData_VerificationIndex=2,
    AuthenticateData_Engine="DCP",
    AuthenticateData_EngineConfiguration=0)
{
}

section (SEC_SET_ENGINE;

```

```

SetEngine_HashAlgorithm = "sha256", // "sha1", "Sha256", "sha512"
SetEngine_Engine = "DCP", // "ANY", "SAHARA", "RTIC", "DCP", "CAAM" and "SW"
SetEngine_EngineConfiguration = "0") // "valid engine configuration values"
{
}

section (SEC_UNLOCK;
    Unlock_Engine = "SNVS, OCOTP", // "SRTC", "CAAM", SNVS and OCOTP
    Unlock_features = "ZMK WRITE, SRK REVOKE")
{
}

```

2. Generate the i.MX RT bootable image using the elftosb utility file.

Here is the example command:

After the above command, two bootable images are generated:

- ivt_flexspi_nor_xip_signed.bin
- ivt_flexspi_nor_xip_signed_nopadding.bin

The ivt_flexspi_nor_xip_signed_nopadding.bin will be used to generate SB file for programming in a subsequent section.

7.1.2.2 Create SB file for Fuse programming

In the keys folder, there is a file named "SRK_1_2_3_4_fuse.bin". This is the HASH table for SRK authentication during boot. It must be programmed to fuses to enable secure boot mode.

Below is an example file

```

00000000 F1 E7 32 D1 5E 79 CD 63 02 81 F3 8F 77 8E A7 22 5c2N^yÍc..ó.wžš"
00000010 82 9C 01 01 99 C6 3A FC A3 27 C3 F2 4E 21 C9 DA ,œ..™E:ü£'ÃòN!ÉÚ

```

Figure 17. Example SRK_1_2_3_4_fuse.bin file

Below is an example BD file which shows the procedure to program fuses. The fuse field is a 32-bit long word data. It will be programmed into the fuses by Flashloader in little-endian mode.

```

# The source block assign file name to identifiers
sources {
}

constants {
}

# The section block specifies the sequence of boot commands to be written to the SB file
# Note: this is just a template, please update it to actual values in users' project
section (0) {

    # Program SRK table
    load fuse 0xD132E7F1 > 0x18;
    load fuse 0x63CD795E > 0x19;
    load fuse 0x8FF38102 > 0x1A;
    load fuse 0x22A78E77 > 0x1B;
    load fuse 0x01019c82 > 0x1C;
    load fuse 0xFC3AC699 > 0x1D;
    load fuse 0xF2C327A3 > 0x1E;
    load fuse 0xDAC9214E > 0x1F;

    # Program SEC_CONFIG to enable HAB closed mode

```

```
load fuse 0x00000002 > 0x06;

}
```

The last command in above BD file is used to enable HAB closed mode by setting SEC_CONFIG [1] bit in the fuse to 1.

After BD file is ready, the next step is to create SB file for Fuse programming to enable HAB closed mode.

An example command is shown below:

```
elftosb -f kinetis -V -c enable_hab.bd -o enable_hab.sb
Boot Section 0x00000000:
PROG | idx=0x00000018 | wd1=0xd132e7f1 | wd2=0x00000000 | flg=0x0400
PROG | idx=0x00000019 | wd1=0x63cd795e | wd2=0x00000000 | flg=0x0400
PROG | idx=0x0000001a | wd1=0x8ff38102 | wd2=0x00000000 | flg=0x0400
PROG | idx=0x0000001b | wd1=0x22a78e77 | wd2=0x00000000 | flg=0x0400
PROG | idx=0x0000001c | wd1=0x01019c82 | wd2=0x00000000 | flg=0x0400
PROG | idx=0x0000001d | wd1=0xfc3ac699 | wd2=0x00000000 | flg=0x0400
PROG | idx=0x0000001e | wd1=0xf2c327a3 | wd2=0x00000000 | flg=0x0400
PROG | idx=0x0000001f | wd1=0xdac9214e | wd2=0x00000000 | flg=0x0400
PROG | idx=0x00000006 | wd1=0x00000002 | wd2=0x00000000 | flg=0x0400
```

Figure 18. Example command to generate SB file for Fuse programming

After the command “enable_hab.bd -o enable_hab.sb” in the figure above is executed, a file named “enable_hab.sb” gets generated. It is required in MfgTool for Secure Boot solution.

7.1.2.3 Create SB file for Image encryption and programming for Flash

Following chapter 5, here is an example to generate the SB file for image encryption and programming on Flash for MIMXRT1010-EVK board.

Refer to the BD file in [Section 5.1.3, Generate SB file for FlexSPI NOR Image encryption and programming](#).

After the BD file is ready, the next step is to generate the SB file. Refer below for an example command.

After the command “program_flexspinor_image_encrypt.bd -o boot_image.sb ivt_flexspi_nor_xip_signed_nopadding.bin” in the figure above, a file named “boot_image.sb” is generated in the folder that contains the elftosb utility executable.

7.1.2.4 Create signed Flashloader image

The BD file for signed Flashloader image generation is similar as the one in section Generate signed i.MX bootable image.

The only difference is that the startAddress is 0x20205800 and IVTOffset is 0.

After the BD file is ready, the next step is to generate i.MX boot image using elftosb utility. The example command is as below:

```
$ ./elftosb.exe -f imx -V -c imx-flashloader-signed.bd -o ivt_flashloader_signed.bin flashloader.srec
CSF Processed successfully and signed data available in csf.bin
Section: 0x14
Section: 0x15
Section: 0x16
Section: 0x18
Section: 0x19
Section: 0x1a
Section: 0x1f
Section: 0x21
imx bootable image generated successfully
```

Figure 19. Example command for Signed Flashloader image generation

After the command “`imx-flashloader-signed.bd -o ivt_flashloader_signed.bin flashloader.srec`” in Figure above, two bootable images are generated:

- `ivt_flashloader_signed.bin`
- `ivt_flashloader_signed_nopadding.bin`

The first one is required by MfgTool for Secure Boot.

7.1.2.5 Program Image to Flash using MfgTool

Here are the steps to program boot image into Flash device

1. Copy the `boot_image.sb` file, `ivt_flashloader_signed.bin` and `enable_hab.sb` to “<mfgtool_root_dir>/Profiles/device_name/OS Firmware” folder.
2. Change the “name” under “[List]” to `device_name-SecureBoot` in `cfg.ini` file in <mfgtool_root_dir> folder.
3. Put the device_name-EVK board to Serial Downloader mode by setting SW to “1-OFF, 2-ON, 3-OFF, 4-ON”.
4. Power up device_name-EVK board, and insert USB cable to J9.
5. Open MfgTool, it will show the detected device like the one shown in Figure 19.
6. Click “Start”, MfgTool will do manufacturing process and after completion, it will show the status as success as shown in Figure 20 . Click “Stop” and close the MfgTool.
7. Put the device_name-EVK board to internal boot mode and select as boot device by setting SW to “1-OFF, 2-ON, 3-ON, 4-OFF”. Then reset the device to start running the application.

Chapter 8

Revision history

This is the initial release of this document.

How To Reach Us

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, AMBA, Arm Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and μ Vision are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. Arm7, Arm9, Arm11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, Mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© NXP B.V. 2019.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release:

Document identifier: IMXRT1010MFUUG

arm