VE370 Project Report

Project 2 - Fall 2020

Name: Qinhang Wu Id: 518370910041

Email: william_wu@sjtu.edu.cn
 Last modified: Nov.12, 2020

Table of Contents

• Single-cycle Processer

Design

- Verilog Implementation
- Verilog Source Code
- Peer Evaluation

VE370 Project 2 Individual Report

VE370 Project 2 Individual Report

```
Overview
Verilog Simulation
Verilog Source Code
main module
program counter
instruction memory
next pc
control
register
alu control
alu
data memory
testbench
Peer Evaluation
```

Overview

VE370 Project 2 is designed for students to get a better understanding of **Single-cycle** and **Pipelined Processor Design**.




Figure 1. Single Cycle Diagram (MIPS)

Verilog Simulation

A set of instructions are used to test the single-cycle implementation.

Testcase:

```
001000000001000000000000100000 //addi $t0, $zero, 0x20
  0010000000010010000000000110111 //addi $t1, $zero, 0x37
  0000000100001001100000000100100 //and $s0, $t0, $t1
3
  0000000100001001100000000100101 //or $s0, $t0, $t1
4
  6
  0000001000010011000100000100000 //add $s1, $t0, $t1
7
  0000001000010011001000000100010 //sub $s2, $t0, $t1
8
9
  10
  001000000010000000000000100000 //addi $t0, $zero, 0x20
  11
  000100100011001000000000000010010 //beq $s1, $s2, error0
12
13
  14
  0011001000110010000000001001000 //andi $s2, $s1, 0x48
  15
16
  001000000010000000000000100000 //addi $t0, $zero, 0x20
  17
  00010010001100100000000000001111 //beq $s1, $s2, error1
18
19
  10001100000100110000000000000000000 //lw $s3, 8($zero)
20
  00100000001000000000000100000 //addi $t0, $zero, 0x20
  001000000010000000000000100000 //addi $t0, $zero, 0x20
```

```
00010010000100110000000000001101 //beq $s0, $s3, error2
24 00000010010100011010000000101010 //slt $s4, $s2, $s1 (Last)
28 000100101000000000000000001111 //beq $s4, $0, EXIT
29
  0000001000100000100100000100000 //add $s2, $s1, $0
30 0000100000000000000000000010111 //j Last
001000000001001000000000000000000 //addi $t1, $0, 0
32
33 0000100000000000000000000111111 //j EXIT
  001000000001001000000000000001 //addi $t1, $0, 1
3.5
36 0000100000000000000000000111111 //j EXIT
  38
39 0000100000000000000000000111111 //j EXIT
  001000000001000000000000000011 //addi $t0, $0, 3(error3)
41 001000000001001000000000000011 //addi $t1, $0, 3
42 0000100000000000000000000111111 //j EXIT
```

Simulation result:

```
2
 3 Time:
                   0, CLK = 1, PC = 0x00000000
 4 [\$s0] = 0 \times 000000000, [\$s1] = 0 \times 000000000, [\$s2] = 0 \times 000000000
 5 [$s3] = 0x00000000, [$s4] = 0x00000000, [$s5] = 0x00000000
 6 [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000000
 7 [\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
 8 [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
   [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
10
                   20, CLK = 1, PC = 0x00000004
11 Time:
12 [\$s0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x00000000
13 [$s3] = 0x00000000, [$s4] = 0x00000000, [$s5] = 0x00000000
14 [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
   [\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
15
16 [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
   [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
17
18
19 Time:
                  40, CLK = 1, PC = 0 \times 000000008
[$s0] = 0x00000000, [$s1] = 0x00000000, [$s2] = 0x00000000
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
21
22 [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
   [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
23
   [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
25 [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
26
27 Time:
            60, CLK = 1, PC = 0x00000000
28 [\$s0] = 0x00000020, [\$s1] = 0x00000000, [\$s2] = 0x00000000
```

```
[$s3] = 0x00000000, [$s4] = 0x00000000, [$s5] = 0x00000000
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
31 [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
32
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
33
34
   Time: 80, CLK = 1, PC = 0x00000010
35
    [\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x00000000
36
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
37
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
    [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
39
   [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
40
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
42
                   100, CLK = 1, PC = 0x00000014
43 Time:
    [\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x00000000
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
45
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
46
    [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
47
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
48
    [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
49
50
51 Time: 120, CLK = 1, PC = 0 \times 000000018
   [\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x000000000
52
   [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
53
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
54
    [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
55
   [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
56
    [\$t7] = 0 \times 000000000, [\$t8] = 0 \times 000000000, [\$t9] = 0 \times 000000000
57
58
59 Time:
                 140, CLK = 1, PC = 0x0000001c
   [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0x00000000
60
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
62
63
    [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
64
    [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
65
66
                   160, CLK = 1, PC = 0x00000020
67
    Time:
   [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xffffffe9
68
69
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
70
   [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
71
72
   [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
    [\$t7] = 0 \times 000000000, [\$t8] = 0 \times 000000000, [\$t9] = 0 \times 000000000
73
74
75 Time:
                  180, CLK = 1, PC = 0 \times 000000024
    [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xffffffe9
76
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
77
78
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
79
    [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
```

```
[$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
 82
 83 Time:
                   200, CLK = 1, PC = 0x00000028
 84 [$s0] = 0x00000037, [$s1] = 0x00000057, [$s2] = 0xffffffe9
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
 85
 86 [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
     [\$t1] = 0 \times 00000037, [\$t2] = 0 \times 000000000, [\$t3] = 0 \times 000000000
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
 88
 89 [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
 90
            220, CLK = 1, PC = 0x0000002c
 91 Time:
 92 [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xffffffe9
     [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
 94
    [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
 95
    [\$t4] = 0 \times 000000000, [\$t5] = 0 \times 000000000, [\$t6] = 0 \times 000000000
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
 97
98
                  240, CLK = 1, PC = 0x00000030
99 Time:
100 [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xffffffe9
101 [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
102
    [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
103
    [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
104
     [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
105
106
                    260, CLK = 1, PC = 0x00000034
107 Time:
108 [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0xffffffe9
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
109
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
110
111 [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
112
113 [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
114
               280, CLK = 1, PC = 0x00000038
115 Time:
116
    [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
    [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
117
118
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
119
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
120
121
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
122
123 Time:
                   300, CLK = 1, PC = 0 \times 00000003c
124
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
     [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
125
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
126
127
     [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
     [\$t4] = 0 \times 000000000, [\$t5] = 0 \times 000000000, [\$t6] = 0 \times 000000000
128
     [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
129
130
131 Time:
                    320, CLK = 1, PC = 0x00000040
132 [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
```

```
133 [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
134
135 [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
136 [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
137 [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
138
139 Time: 340, CLK = 1, PC = 0 \times 000000044
[\$s0] = 0\times00000037, [\$s1] = 0\times00000037, [\$s2] = 0\times00000000
[$s3] = 0x00000000, [$s4] = 0x00000000, [$s5] = 0x00000000
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x000000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
[$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
146
147 Time:
                   360, CLK = 1, PC = 0x00000048
[\$s0] = 0\times00000037, [\$s1] = 0\times00000037, [\$s2] = 0\times00000000
[$s3] = 0x00000000, [$s4] = 0x00000000, [$s5] = 0x00000000
150 [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
152 [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
153 [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
154
155 Time: 380, CLK = 1, PC = 0 \times 00000004c
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
[$s3] = 0x00000020, [$s4] = 0x00000000, [$s5] = 0x000000000
158 [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
159 [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
160 [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
161 [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
162
163 Time:
                 400, CLK = 1, PC = 0x00000050
[$s0] = 0x00000037, [$s1] = 0x00000037, [$s2] = 0x00000000
[$s3] = 0x00000020, [$s4] = 0x00000000, [$s5] = 0x00000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
168 [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
169 [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
170
171 Time:
                   420, CLK = 1, PC = 0x00000054
[$s0] = 0x00000037, [$s1] = 0x00000037, [$s2] = 0x00000000
[$s3] = 0x00000020, [$s4] = 0x00000000, [$s5] = 0x00000000
     [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
174
175 [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
176 [\$t4] = 0 \times 000000000, [\$t5] = 0 \times 000000000, [\$t6] = 0 \times 000000000
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
177
178
179 Time:
                 440, CLK = 1, PC = 0 \times 000000058
    [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
180
181 [$s3] = 0x00000020, [$s4] = 0x00000000, [$s5] = 0x00000000
182 [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
183 [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
184 [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
```

```
[\$t7] = 0 \times 000000000, [\$t8] = 0 \times 000000000, [\$t9] = 0 \times 000000000
186
187 Time:
                   460, CLK = 1, PC = 0x0000005c
188 [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
[$s3] = 0x00000020, [$s4] = 0x00000000, [$s5] = 0x000000000
190 [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
191 [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
192 [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
193 [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
194
195 Time: 480, CLK = 1, PC = 0x00000060
196 [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
197 \quad [\$s3] = 0 \times 000000020, \ [\$s4] = 0 \times 000000001, \ [\$s5] = 0 \times 000000000
198 [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
199 [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
200 [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
201 \quad [\$t7] = 0x00000000, \ [\$t8] = 0x00000000, \ [\$t9] = 0x00000000
202
203 Time:
                  500, CLK = 1, PC = 0x00000064
[$s0] = 0x00000037, [$s1] = 0x00000037, [$s2] = 0x000000000
205 [$s3] = 0x00000020, [$s4] = 0x00000001, [$s5] = 0x00000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
207 [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
208 [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
209
210
                   520, CLK = 1, PC = 0x00000068
211 Time:
212 [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
213 [$s3] = 0x00000020, [$s4] = 0x00000001, [$s5] = 0x00000000
[$s6] = 0x00000000, [$s7] = 0x00000000, [$t0] = 0x00000020
215 [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
217
218
219 Time: 540, CLK = 1, PC = 0 \times 00000006c
220
    [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
[$s3] = 0x00000020, [$s4] = 0x00000001, [$s5] = 0x000000000
222 [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
     [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
223
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
225
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
226
                  560, CLK = 1, PC = 0 \times 000000070
227 Time:
228
    [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
     [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
229
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
230
231 [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
232
    [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
233
234
                   580, CLK = 1, PC = 0x00000074
235 Time:
236 [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
```

```
[$s3] = 0x00000020, [$s4] = 0x00000001, [$s5] = 0x00000000
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
238
239 [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
[$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
242
243 Time: 600, CLK = 1, PC = 0x0000005c
244
     [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
[$s3] = 0x00000020, [$s4] = 0x00000001, [$s5] = 0x000000000
    [\$56] = 0\times000000000, [\$57] = 0\times000000000, [\$t0] = 0\times000000020
246
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
249
250
                  620, CLK = 1, PC = 0x00000060
251 Time:
252 [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
[$s3] = 0x00000020, [$s4] = 0x00000000, [$s5] = 0x000000000
[\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
255 [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
256 [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
    [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
257
258
259 Time: 640, CLK = 1, PC = 0x00000064
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
[$s3] = 0x00000020, [$s4] = 0x00000000, [$s5] = 0x000000000
262 [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
263 [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
265
266
267 Time:
                 660, CLK = 1, PC = 0x00000068
268 [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
    [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
269
[\$56] = 0x000000000, [\$57] = 0x000000000, [\$t0] = 0x000000020
271 [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
272
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
274
275 Time:
                  680, CLK = 1, PC = 0x0000006c
276 \quad [\$s0] = 0x00000037, \ [\$s1] = 0x00000037, \ [\$s2] = 0x00000037
[$s3] = 0x00000020, [$s4] = 0x00000000, [$s5] = 0x00000000
    [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
278
    [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
279
280
    [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
    [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
281
282
283 Time:
                 700, CLK = 1, PC = 0x0000000ac
    [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
284
    [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
285
286 [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
287
    [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
288 [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
```

```
[$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
290
                   720, CLK = 1, PC = 0x000000b0
291 Time:
292 [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
293 [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
294 [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
295 [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
296 [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
297 [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
298
299 Time: 740, CLK = 1, PC = 0 \times 0000000b4
300 [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
301 \quad [\$s3] = 0 \times 000000020, \ [\$s4] = 0 \times 000000000, \ [\$s5] = 0 \times 000000000
302 [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
303 [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
304 \quad [\$t4] = 0x00000000, \ [\$t5] = 0x00000000, \ [\$t6] = 0x00000000
305 [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
306
```

Note: since syscall is not implemented here, a series of NOP instructions will be run by default after PC reaches EXIT. Several repeated NOP results are omitted here.

Verilog Source Code

main module

On top of the program, main. v interconnects different modules:

```
1 // main driver program for single-cycle processor
 2
 3 `timescale 1ns / 1ps
4 `include "alu_control.v"
 5 include "alu.v"
6 include "control.v"
7 `include "data_memory.v"
8 include "instru_memory.v"
9 include "next_pc.v"
10 `include "program_counter.v"
   `include "register.v"
11
12
13 module main(
    input clk // clock signal for PC and RD
14
15);
16
17
    wire [31:0] pc_in,
18
                 pc_out;
19
20
    wire [5:0] im_ctr;
21
    wire [5:0] im_funcode;
22
    wire [31:0] im_instru;
```

```
23
24
     wire [31:0] r_wbdata, // dm_out
25
                 r_read1,
26
                 r_read2;
27
28
     wire c_RegDst,
29
           c_Jump,
30
           c_Branch,
31
           c_Bne,
32
           c_MemRead,
33
           c_MemtoReg,
34
           c_MemWrite,
35
           c_ALUSrc,
36
           c_RegWrite;
37
     wire [1:0] c_ALUOp;
38
39
     wire [3:0] c_ALUcontrol;
40
41
     wire c_zero;
42
     wire [31:0] alu_result;
43
44
    // wire [31:0] dm_out;
45
46 program_counter asset_pc(
47
    .clk (clk),
48
     .next (pc_in),
     .out (pc_out)
49
50);
51
52 instru_memory asset_im(
.addr (pc_out),
54
    .ctr (im_ctr),
55
     .funcode (im_funcode),
.instru (im_instru)
57);
58
59 register asset_reg(
60 .clk (clk),
61
    .instru (im_instru),
62
     .RegWrite (c_RegWrite),
63
    .RegDst (c_RegDst),
64
     .WriteData (r_wbdata),
65
     .ReadData1 (r_read1),
66
     .ReadData2 (r_read2)
67 );
68
69 alu asset_alu(
70
    .data1 (r_read1),
71
     .read2 (r_read2),
    .instru (im_instru),
72
     .ALUSrc (c_ALUSrc),
73
74
     .ALUcontrol (c_ALUcontrol),
```

```
75 .zero (c_zero),
 76 .ALUresult (alu_result)
77 );
78
 79 alu_control asset_aluControl(
 80 .ALUOp (c_ALUOp),
 81
     .instru (im_funcode),
     .ALUcontrol (c_ALUcontrol)
 82
 83 );
 84
 85 control asset_control(
 86 .instru (im_instru),
 87
     .RegDst (c_RegDst),
 88 .Jump (c_Jump),
 89 .Branch (c_Branch),
 90 .Bne (c_Bne),
91
    .MemRead (c_MemRead),
92
     .MemtoReg (c_MemtoReg),
 93
     .ALUOp (c_ALUOp),
94
     .MemWrite (c_MemWrite),
95
     .ALUSrc (c_ALUSrc),
96
     .RegWrite (c_RegWrite)
97);
98
99 data_memory asset_dm(
100 .clk (clk),
101
     .addr (alu_result), // im_instru
102
     .wData (r_read2),
103 .ALUresult (alu_result),
     .MemWrite (c_MemWrite),
104
.MemRead (c_MemRead),
.MemtoReg (c_MemtoReg),
107
     .rData (r_wbdata)
108);
109
110 next_pc asset_nextPc(
111 .old (pc_out),
.instru (im_instru),
113 .Jump (c_Jump),
114 .Branch (c_Branch),
115 .Bne (c_Bne),
116
     .zero (c_zero),
.next (pc_in)
118 );
119
120 endmodule
```

program counter

program_counter. v describes the functionality of the program counter:

```
1 `timescale 1ns / 1ps
 2
3 module program_counter(
    input clk,
4
    input [31:0] next, // the input address
 5
    output reg [31:0] out // the output address
7);
 8
9
    initial begin
     out = -4; // NEVER REACHED ADDRESS
10
11
12
13
     always @(posedge clk) begin
      out = next;
14
15
     end
16
17 endmodule
```

instruction memory

instru_memory. v describes the functionality of the instruction memory:

```
1 `timescale 1ns / 1ps
 2
3 module instru_memory(
4 // input clk,
 5
     input [31:0] addr,
     output reg [5:0] ctr, // [31-26]
 6
     output reg [5:0] funcode, // [5-0]
 7
 8
     // output reg [4:0] read1, // [25-21]
     // output reg [4:0] read2, // [20-16]
9
10
     // output reg [4:0] write, // [15-11]
11
     output reg [31:0] instru // [31-0]
     // output [15:0] num // [15-0]
12
13);
14
15
     parameter SIZE_IM = 128; // size of this memory, by default 128*32
16
     reg [31:0] mem [SIZE_IM-1:0]; // instruction memory
17
18
     integer n;
19
     initial begin
20
      for(n=0;n<SIZE_IM;n=n+1) begin</pre>
21
         22
23
       $readmemb("C:\\Users\\William Wu\\Documents\\Mainframe Files\\UMJI-
   SJTU\1 Academy\20
   Fall\\vE370\\Project\\p2\\single_cycle\\testcase.txt",mem);
24
      // NOTE: the absolute path is used here.
```

```
25
26
    end
27
28
   always @(addr) begin
29
    if (addr == -4) begin // init
      30
    end else begin
31
      instru = mem[addr >> 2];
32
33
     end
     ctr = instru[31:26];
34
    funcode = instru[5:0];
35
36
   end
37
38 endmodule
```

next pc

next_pc. v describes the functionality of calculating the next address:

```
1 `timescale 1ns / 1ps
2
 3 module next_pc(
 4 input [31:0] old, // the original program addr.
 5
     input [31:0] instru, // the original instruction
      // [15-0] used for sign-extention
 6
7
      // [25-0] used for shift-left-2
8
     input Jump,
9
     input Branch,
10
     input Bne,
     input zero,
11
12
     output reg [31:0] next
13);
14
15
     reg [31:0] sign_ext;
     reg [31:0] old_alter; // pc+4
16
     reg [31:0] jump; // jump addr.
17
     reg zero_alter;
18
19
20
     initial begin
      next = 32'b0;
21
22
      end
23
      always @(old) begin
24
25
      old_alter = old + 4;
     end
26
27
28
     always @(zero,Bne) begin
      zero_alter = zero;
29
30
       if (Bne == 1) begin
31
        zero_alter = ! zero_alter;
32
      end
33
      end
```

```
34
35
      always @(instru) begin
36
       // jump-shift-left
        jump = {4'b0,instru[25:0],2'b0};
37
38
39
       // sign-extension
       if (instru[15] == 1'b0) begin
40
          sign_ext = {16'b0,instru[15:0]};
41
        end else begin
42
         sign_ext = {{16{1'b1}},instru[15:0]};
43
44
        end
45
        sign_ext = {sign_ext[29:0],2'b0}; // shift left
46
47
48
      always @(instru or old_alter or jump) begin
       jump = {old_alter[31:28],jump[27:0]};
49
50
      end
51
52
      always @(old_alter,sign_ext,jump,Branch,zero_alter,Jump) begin
53
       // assign next program counter value
       if (Branch == 1 & zero_alter == 1) begin
54
55
         // $display("Taking branch");
         next = old_alter + sign_ext;
56
57
       end else begin
         // $display("Normal proceeding");
58
59
         next = old_alter;
60
        end
       if (Jump == 1) begin
61
        // $display("Taking jump");
62
         next = jump;
63
        end
64
65
      end
66
67 endmodule
```

control

control. v describes the functionality of generating different control signals:

```
1 `timescale 1ns / 1ps
2
 3 module control(
4
     input [31:0] instru,
5
     output reg RegDst,
 6
     output reg Jump,
7
     output reg Branch,
8
     output reg Bne, // 1 indicates bne
9
     output reg MemRead,
10
     output reg MemtoReg,
11
     output reg [1:0] ALUOp,
12
     output reg MemWrite,
13
     output reg ALUSrc,
```

```
14 output reg RegWrite
15);
16
      initial begin
17
18
        RegDst = 0;
19
        Jump = 0;
20
        Branch = 0;
21
        MemRead = 0;
22
        MemtoReg = 0;
23
        ALUOp = 2'b00;
24
        MemWrite = 0;
25
        ALUSrc = 0;
        RegWrite = 0;
26
27
      end
28
29
      always @(instru) begin
30
        case (instru[31:26])
          6'b000000: begin// ARITHMETIC
31
32
            RegDst = 1;
            ALUSrc = 0;
33
34
            MemtoReg = 0;
35
            RegWrite = 1;
36
            MemRead = 0;
37
            MemWrite = 0;
38
            Branch = 0;
39
            Bne = 0;
            ALUOp = 2'b10;
40
41
            Jump = 0;
42
          end
          6'b001000: begin// addi
43
44
            RegDst = 0;
45
            ALUSrc = 1;
46
            MemtoReg = 0;
47
            RegWrite = 1;
            MemRead = 0;
48
            MemWrite = 0;
49
50
            Branch = 0;
51
            Bne = 0;
52
            ALUOp = 2'b00;
53
            Jump = 0;
          end
54
          6'b001100: begin// andi
55
56
            RegDst = 0;
            ALUSrc = 1;
57
58
            MemtoReg = 0;
59
            RegWrite = 1;
60
            MemRead = 0;
61
            MemWrite = 0;
62
            Branch = 0;
63
            Bne = 0;
64
            ALUOp = 2'b11;
            Jump = 0;
65
```

```
66
           end
 67
           6'b100011: begin // lw
 68
             RegDst = 0;
             ALUSrc = 1;
 69
 70
             MemtoReg = 1;
 71
             RegWrite = 1;
             MemRead = 1;
 72
 73
             MemWrite = 0;
 74
             Branch = 0;
 75
             Bne = 0;
 76
             ALUOp = 2'b00;
 77
             Jump = 0;
 78
           end
 79
           6'b101011: begin // sw
 80
             RegDst = 0; // X
             ALUSrc = 1;
 81
             MemtoReg = 0; // X
 82
 83
             RegWrite = 0;
             MemRead = 0;
 84
             MemWrite = 1;
 85
 86
             Branch = 0;
 87
             Bne = 0;
 88
             ALUOp = 2'b00;
             Jump = 0;
 89
 90
 91
           6'b000100: begin // beq
 92
             RegDst = 0; // X
 93
             ALUSTC = 0;
 94
             MemtoReg = 0; // \times
             RegWrite = 0;
 95
 96
             MemRead = 0;
97
             MemWrite = 0;
             Branch = 1;
98
99
             Bne = 0;
100
             ALUOp = 2'b01;
101
             Jump = 0;
102
103
           6'b000101: begin // bne
104
             RegDst = 0; // X
105
             ALUSrc = 0;
106
             MemtoReg = 0; // \times
             RegWrite = 0;
107
108
             MemRead = 0;
109
             MemWrite = 0;
110
             Branch = 1;
111
             Bne = 1;
112
             ALUOp = 2'b01;
113
             Jump = 0;
114
           end
           6'b000010: begin // j
115
116
             RegDst = 0; // X
117
             ALUSTC = 0;
```

```
MemtoReg = 0; // \times
118
             RegWrite = 0;
119
120
             MemRead = 0;
             MemWrite = 0;
121
122
             Branch = 0;
123
             Bne = 0;
             ALUOp = 2'b01;
124
125
             Jump = 1;
126
           end
           default: begin
127
128
             RegDst = 0; // X
            ALUSTC = 0;
129
            MemtoReg = 0; // X
130
             RegWrite = 0;
131
            MemRead = 0;
132
             MemWrite = 0;
133
             Branch = 0;
134
            Bne = 0;
135
            ALUOp = 2'b00;
136
             Jump = 0;
137
138
           end
139
         endcase
140
       end
141
142 endmodule
```

register

register. v describes the functionality of register management:

```
1 `timescale 1ns / 1ps
 2
 3 module register(
 4
     input clk,
 5
     input [31:0] instru, // the raw 32-bit instruction
 6
     input RegWrite,
 7
      input RegDst,
 8
     input [31:0] WriteData, // from WB stage
9
      // input [4:0] WriteReg,
      output [31:0] ReadData1,
10
      output [31:0] ReadData2
11
12 );
13
14
      reg [31:0] RegData [31:0]; // register data
15
      // initialize the regester data
16
17
     integer i;
     initial begin
18
        for(i=0;i<32;i=i+1) begin</pre>
19
20
         RegData[i] = 32'b0;
       end
21
22
      end
```

```
23
24
      assign ReadData1 = RegData[instru[25:21]];
25
      assign ReadData2 = RegData[instru[20:16]];
26
27
      always @(posedge clk) begin // RegWrite, RegDst, WriteData, instru)
      if (RegWrite == 1'b1) begin
28
          if (RegDst == 1'b0) begin
29
            RegData[instru[20:16]] = WriteData;
30
31
          end else begin
            RegData[instru[15:11]] = WriteData;
32
33
          end
34
        end
35
      end
36
37 endmodule
```

alu control

alu_control describes the functionality of generating alu control signals:

```
1 `timescale 1ns / 1ps
2
 3 module alu_control(
4
    input [1:0] ALUOp,
5
    input [5:0] instru,
    output reg [3:0] ALUcontrol
7);
8
9
     always @(ALUOp, instru) begin
10
      case (ALUOp)
11
         2'b00:
12
          ALUcontrol = 4'b0010;
13
        2'b01:
           ALUcontrol = 4'b0110;
14
        2'b10: begin
15
16
           case (instru)
             6'b100000: // add
17
              ALUcontrol = 4'b0010;
18
19
            6'b100010: // sub
               ALUcontrol = 4'b0110;
20
            6'b100100: // and
21
22
              ALUcontrol = 4'b0000;
             6'b100101: // or
23
24
              ALUcontrol = 4'b0001;
            6'b101010: // slt
25
               ALUcontrol = 4'b0111;
26
27
             default:
28
              ;
29
          endcase
30
         end
31
         2'b11:
32
           ALUcontrol = 4'b0000;
```

```
33 default:
34 ;
35 endcase
36 end
37
38 endmodule
```

alu

alu. v describes the functionality of the alu unit:

```
1 `timescale 1ns / 1ps
2
3 module alu(
4
     input [31:0] data1,
 5
     input [31:0] read2,
 6
     input [31:0] instru, // used for sign-extension
 7
     input ALUSrc,
8
     input [3:0] ALUcontrol,
9
     output reg zero,
10
     output reg [31:0] ALUresult
11 );
12
13
     reg [31:0] data2;
14
     always @(ALUSrc, read2, instru) begin
15
16
      if (ALUSrc == 0) begin
17
         data2 = read2;
18
      end else begin
19
        // SignExt[Instru[15:0]]
20
         if (instru[15] == 1'b0) begin
21
           data2 = {16'b0,instru[15:0]};
22
         end else begin
23
           data2 = {{16{1'b1}},instru[15:0]};
24
         end
25
       end
26
      end
27
28
      always @(data1, data2, ALUcontrol) begin
29
        case (ALUcontrol)
         4'b0000: // AND
30
           ALUresult = data1 & data2;
31
         4'b0001: // OR
32
33
           ALUresult = data1 | data2;
         4'b0010: // ADD
34
35
           ALUresult = data1 + data2;
36
         4'b0110: // SUB
           ALUresult = data1 - data2;
37
         4'b0111: // SLT
38
           ALUresult = (data1 < data2) ? 1 : 0;
39
         4'b1100: // NOR
40
41
           ALUresult = data1 |~ data2;
```

```
42
      default:
43
           ;
44
       endcase
       if (ALUresult == 0) begin
45
        zero = 1;
46
47
       end else begin
        zero = 0;
48
49
       end
50
      end
51
52 endmodule
```

data memory

data_memory. v describes the functionality of the data memory:

```
1
   `timescale 1ns / 1ps
2
 3 module data_memory(
4 input clk,
 5
     input [31:0] addr,
     input [31:0] wData,
 6
7
     input [31:0] ALUresult,
8
     input MemWrite,
9
     input MemRead,
10
     input MemtoReg,
11
     output reg [31:0] rData
12 );
13
14
      parameter SIZE_DM = 128; // size of this memory, by default 128*32
      reg [31:0] mem [SIZE_DM-1:0]; // instruction memory
15
16
17
     // initially set default data to 0
18
     integer i;
     initial begin
19
20
      for(i=0; i<SIZE_DM-1; i=i+1) begin</pre>
         mem[i] = 32'b0;
21
       end
22
23
      end
24
      always @(addr or MemRead or MemtoReg or ALUresult) begin
25
26
      if (MemRead == 1) begin
          if (MemtoReg == 1) begin
27
28
           rData = mem[addr];
29
         end else begin
            rData = ALUresult; // X ?
30
31
         end
        end else begin
32
33
          rData = ALUresult;
34
        end
35
      end
36
```

```
always @(posedge clk) begin // MemWrite, wData, addr
if (MemWrite == 1) begin
mem[addr] = wData;
end
end
end
end
end
end
end
end
```

testbench

Finally, a testbench is included in testbench. v to test and simulate the program:

```
1 // testbench for simulation of the single-cycle processor
   2
   3 `timescale 1ns / 1ps
   4 `include "main.v"
   5
   6 module testbench;
   7 integer currTime;
  8
            reg clk;
  9
10
                 main uut(
                 .clk (clk)
11
12
                  );
13
14
                initial begin
                    #0
15
16
                    c1k = 0;
17
                    currTime = -10;
18
                         uut.asset_pc.out = -4;
19
                $display("========"");
20
                         #988
21
                                                                                                                                                                                                      ======");
             22
                        #989 $stop;
23
                   end
24
25
                  always @(posedge clk) begin
                        // indicating a posedge clk triggered
26
                         $display("-----
27
             ");
28
                          #1; // wait for writing back
29
                         $display("Time: %d, CLK = %d, PC = 0x%H", currTime, clk,
            uut.asset_pc.out);
                          \sigma''(s) = 0x\%H, [s] = 0x\%H, [
           Ox%H", uut.asset_reg.RegData[16], uut.asset_reg.RegData[17], uut.asset_reg.
            RegData[18]);
                          sdisplay("[$s3] = 0x%H, [$s4] = 0x%H, [$s5] =
            0x%H",uut.asset_reg.RegData[19],uut.asset_reg.RegData[20],uut.asset_reg.
             RegData[21]);
```

```
\sigma''' $\display("[\$s6] = 0x\%H, [\$s7] = 0x\%H, [\$t0] =
    0x%H",uut.asset_reg.RegData[22],uut.asset_reg.RegData[23],uut.asset_reg.
    RegData[8]);
        display("[$t1] = 0x%H, [$t2] = 0x%H, [$t3] =
33
    0x%H",uut.asset_reg.RegData[9],uut.asset_reg.RegData[10],uut.asset_reg.R
    egData[11]);
        \sigma'' $\display("[\$t4] = 0x\%H, [\$t5] = 0x\%H, [\$t6] =
34
    0x%H",uut.asset_reg.RegData[12],uut.asset_reg.RegData[13],uut.asset_reg.
    RegData[14]);
        display("[$t7] = 0x%H, [$t8] = 0x%H, [$t9] =
35
    0x%H",uut.asset_reg.RegData[15],uut.asset_reg.RegData[24],uut.asset_reg.
    RegData[25]);
      end
36
37
38
      always #10 begin
39
      c1k = \sim c1k;
       currTime = currTime + 10;
40
41
      end
42
43 endmodule
```

Peer Evaluation

Name	Level of contribution (0~5)	Description of contribution
Wu Qinhang (me)	5	system design and debug module integration synthesis and FPGA implementation
Xu Jiaying	5	patch for pipelined system RTL schematic debug and report refinement
Liu Yuru	5	hazard detection unit branch bonus unit RTL schematic and report refinement
Yang Gengchen	5	forwarding unit FPGA implementation debug and report refinement

Each of the group member contributes to the pipelined processor equally.