

Scint 1

Ch3

Ch2

FPGA 0

FPGA 1

Scint 0

Ch1

Ch0

x

x