-
Notifications
You must be signed in to change notification settings - Fork 152
/
qp_mgr.cpp
893 lines (762 loc) · 29.8 KB
/
qp_mgr.cpp
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
/*
* SPDX-FileCopyrightText: NVIDIA CORPORATION & AFFILIATES
* Copyright (c) 2001-2024 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
*
* This software is available to you under a choice of one of two
* licenses. You may choose to be licensed under the terms of the GNU
* General Public License (GPL) Version 2, available from the file
* COPYING in the main directory of this source tree, or the
* BSD license below:
*
* Redistribution and use in source and binary forms, with or
* without modification, are permitted provided that the following
* conditions are met:
*
* - Redistributions of source code must retain the above
* copyright notice, this list of conditions and the following
* disclaimer.
*
* - Redistributions in binary form must reproduce the above
* copyright notice, this list of conditions and the following
* disclaimer in the documentation and/or other materials
* provided with the distribution.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*/
#include "qp_mgr.h"
#include "utils/bullseye.h"
#include "vma/util/utils.h"
#include "vma/util/valgrind.h"
#include "vma/util/instrumentation.h"
#include "vma/iomux/io_mux_call.h"
#include "buffer_pool.h"
#include "cq_mgr.h"
#include "ring_simple.h"
#include "util/valgrind.h"
#undef MODULE_NAME
#define MODULE_NAME "qpm"
#define qp_logpanic __log_info_panic
#define qp_logerr __log_info_err
#define qp_logwarn __log_info_warn
#define qp_loginfo __log_info_info
#define qp_logdbg __log_info_dbg
#define qp_logfunc __log_info_func
#define qp_logfuncall __log_info_funcall
//#define ALIGN_WR_UP(_num_wr_) (max(32, ((_num_wr_ + 0xf) & ~(0xf))))
#define ALIGN_WR_DOWN(_num_wr_) (max(32, ((_num_wr_ ) & ~(0xf))))
#define FICTIVE_REMOTE_QPN 0x48
#define FICTIVE_REMOTE_QKEY 0x01234567
#define FICTIVE_AH_SL 5
#define FICTIVE_AH_DLID 0x3
#define MAX_UPSTREAM_CQ_MSHV_SIZE 8192
qp_mgr::qp_mgr(struct qp_mgr_desc *desc, const uint32_t tx_num_wr):
m_qp(NULL)
,m_rq_wqe_idx_to_wrid(NULL)
,m_p_ring((ring_simple*)desc->ring)
,m_port_num((uint8_t)desc->slave->port_num)
,m_p_ib_ctx_handler((ib_ctx_handler*)desc->slave->p_ib_ctx)
,m_max_qp_wr(0)
,m_p_cq_mgr_rx(NULL)
,m_p_cq_mgr_tx(NULL)
,m_rx_num_wr(safe_mce_sys().rx_num_wr)
,m_tx_num_wr(tx_num_wr)
,m_hw_dummy_send_support(false)
,m_n_sysvar_rx_num_wr_to_post_recv(safe_mce_sys().rx_num_wr_to_post_recv)
,m_n_sysvar_tx_num_wr_to_signal(safe_mce_sys().tx_num_wr_to_signal)
,m_n_sysvar_rx_prefetch_bytes_before_poll(safe_mce_sys().rx_prefetch_bytes_before_poll)
,m_curr_rx_wr(0)
,m_last_posted_rx_wr_id(0)
,m_n_unsignaled_count(0)
,m_p_last_tx_mem_buf_desc(NULL)
,m_p_prev_rx_desc_pushed(NULL)
,m_n_ip_id_base(0)
,m_n_ip_id_offset(0)
{
#ifdef DEFINED_TSO
memset(&m_qp_cap, 0, sizeof(m_qp_cap));
m_qp_cap.max_inline_data = safe_mce_sys().tx_max_inline;
m_qp_cap.max_send_sge = (m_p_ring->is_tso() ?
m_p_ib_ctx_handler->get_ibv_device_attr()->max_sge : MCE_DEFAULT_TX_NUM_SGE);
m_qp_cap.max_recv_sge = (m_p_ring->is_socketxtreme()) ? 1 : MCE_DEFAULT_RX_NUM_SGE;
#else
m_max_inline_data = 0;
#endif /* DEFINED_TSO */
m_ibv_rx_sg_array = new ibv_sge[m_n_sysvar_rx_num_wr_to_post_recv];
m_ibv_rx_wr_array = new ibv_recv_wr[m_n_sysvar_rx_num_wr_to_post_recv];
set_unsignaled_count();
memset(&m_rate_limit, 0, sizeof(struct vma_rate_limit_t));
qp_logfunc("");
}
qp_mgr::~qp_mgr()
{
qp_logfunc("");
qp_logdbg("calling ibv_destroy_qp(qp=%p)", m_qp);
if (m_qp) {
IF_VERBS_FAILURE_EX(ibv_destroy_qp(m_qp), EIO) {
qp_logdbg("QP destroy failure (errno = %d %m)", -errno);
} ENDIF_VERBS_FAILURE;
VALGRIND_MAKE_MEM_UNDEFINED(m_qp, sizeof(ibv_qp));
}
m_qp = NULL;
if (m_p_cq_mgr_tx) {
delete m_p_cq_mgr_tx;
m_p_cq_mgr_tx = NULL;
}
if (m_p_cq_mgr_rx) {
delete m_p_cq_mgr_rx;
m_p_cq_mgr_rx = NULL;
}
delete[] m_ibv_rx_sg_array;
delete[] m_ibv_rx_wr_array;
qp_logdbg("Rx buffer poll: %ld free global buffers available", g_buffer_pool_rx->get_free_count());
qp_logdbg("delete done");
}
cq_mgr* qp_mgr::handle_cq_initialization(uint32_t *num_wr, struct ibv_comp_channel* comp_event_channel, bool is_rx)
{
qp_logfunc("");
cq_mgr* cq = NULL;
try {
cq = new cq_mgr(m_p_ring, m_p_ib_ctx_handler, *num_wr, comp_event_channel, is_rx);
} catch (vma_exception& e) {
// This is a workaround for an issue with cq creation of mlx4 devices on
// upstream-driver VMs over Windows Hypervisor.
if (safe_mce_sys().hypervisor == mce_sys_var::HYPER_MSHV && m_p_ib_ctx_handler->is_mlx4() &&
*num_wr > MAX_UPSTREAM_CQ_MSHV_SIZE) {
qp_logdbg("cq creation failed with cq_size of %d. retrying with size of %d", *num_wr, MAX_UPSTREAM_CQ_MSHV_SIZE);
*num_wr = MAX_UPSTREAM_CQ_MSHV_SIZE;
try {
cq = new cq_mgr(m_p_ring, m_p_ib_ctx_handler, *num_wr, comp_event_channel, is_rx);
} catch (vma_exception&) {
}
}
if (!cq) {
qp_logerr("%s", e.message);
}
}
return cq;
}
cq_mgr* qp_mgr::init_rx_cq_mgr(struct ibv_comp_channel* p_rx_comp_event_channel)
{
return handle_cq_initialization(&m_rx_num_wr, p_rx_comp_event_channel, true);
}
cq_mgr* qp_mgr::init_tx_cq_mgr()
{
return handle_cq_initialization(&m_tx_num_wr, m_p_ring->get_tx_comp_event_channel(), false);
}
int qp_mgr::configure(struct qp_mgr_desc *desc)
{
qp_logdbg("Creating QP of transport type '%s' on ibv device '%s' [%p] on port %d",
priv_vma_transport_type_str(m_p_ring->get_transport_type()),
m_p_ib_ctx_handler->get_ibname(), m_p_ib_ctx_handler->get_ibv_device(), m_port_num);
// Check device capabilities for max QP work requests
m_max_qp_wr = ALIGN_WR_DOWN(m_p_ib_ctx_handler->get_ibv_device_attr()->max_qp_wr - 1);
if (m_rx_num_wr > m_max_qp_wr) {
qp_logwarn("Allocating only %d Rx QP work requests while user "
"requested %s=%d for QP on <%p, %d>",
m_max_qp_wr, SYS_VAR_RX_NUM_WRE, m_rx_num_wr,
m_p_ib_ctx_handler, m_port_num);
m_rx_num_wr = m_max_qp_wr;
}
qp_logdbg("HW Dummy send support for QP = %d", m_hw_dummy_send_support);
// Create associated Tx & Rx cq_mgrs
m_p_cq_mgr_tx = init_tx_cq_mgr();
BULLSEYE_EXCLUDE_BLOCK_START
if (!m_p_cq_mgr_tx) {
qp_logerr("Failed allocating m_p_cq_mgr_tx (errno=%d %m)", errno);
return -1;
}
m_p_cq_mgr_rx = init_rx_cq_mgr(desc->rx_comp_event_channel);
if (!m_p_cq_mgr_rx) {
qp_logerr("Failed allocating m_p_cq_mgr_rx (errno=%d %m)", errno);
return -1;
}
BULLSEYE_EXCLUDE_BLOCK_END
// Modify the Rx and Tx cq_mgr to use a non-blocking event channel
set_fd_block_mode(m_p_cq_mgr_rx->get_channel_fd(), false);
set_fd_block_mode(m_p_cq_mgr_tx->get_channel_fd(), false);
qp_logdbg("cq tx: %p rx: %p", m_p_cq_mgr_tx, m_p_cq_mgr_rx);
// Create QP
vma_ibv_qp_init_attr qp_init_attr;
memset(&qp_init_attr, 0, sizeof(qp_init_attr));
#ifdef DEFINED_TSO
// TODO: m_tx_num_wr and m_rx_num_wr should be part of m_qp_cap
// and assigned as a result of ibv_query_qp()
m_qp_cap.max_send_wr = m_tx_num_wr;
m_qp_cap.max_recv_wr = m_rx_num_wr;
memcpy(&qp_init_attr.cap, &m_qp_cap, sizeof(qp_init_attr.cap));
qp_init_attr.recv_cq = m_p_cq_mgr_rx->get_ibv_cq_hndl();
qp_init_attr.send_cq = m_p_cq_mgr_tx->get_ibv_cq_hndl();
qp_init_attr.sq_sig_all = 0;
// In case of enabled TSO we need to take into account amount of SGE together with header inline
// Per PRM maximum of CTRL + ETH + ETH_HEADER_INLINE+DATA_PTR*NUM_SGE+MAX_INLINE+INLINE_SIZE
// MLX5 return 32678 WQEBBs at max so minimal number
int max_wqe_sz = 16+14+m_p_ring->m_tso.max_header_sz+16*qp_init_attr.cap.max_send_sge+qp_init_attr.cap.max_inline_data+4;
int num_wr = 32678*64/max_wqe_sz;
qp_logdbg("calculated max_wqe_sz=%d num_wr=%d", max_wqe_sz, num_wr);
if (num_wr < (signed)m_tx_num_wr) {
qp_init_attr.cap.max_send_wr = num_wr; // force min for create_qp or you will have error of memory allocation
}
qp_logdbg("Requested QP parameters: "
"wre: tx = %d rx = %d "
"sge: tx = %d rx = %d "
"inline: %d",
qp_init_attr.cap.max_send_wr, qp_init_attr.cap.max_recv_wr,
qp_init_attr.cap.max_send_sge, qp_init_attr.cap.max_recv_sge,
qp_init_attr.cap.max_inline_data);
// Create the QP
if (prepare_ibv_qp(qp_init_attr)) {
return -1;
}
qp_logdbg("Configured QP parameters: "
"wre: tx = %d rx = %d "
"sge: tx = %d rx = %d "
"inline: %d",
qp_init_attr.cap.max_send_wr, qp_init_attr.cap.max_recv_wr,
qp_init_attr.cap.max_send_sge, qp_init_attr.cap.max_recv_sge,
qp_init_attr.cap.max_inline_data);
/* Check initial parameters with actual */
enum ibv_qp_attr_mask attr_mask = IBV_QP_CAP;
struct ibv_qp_attr tmp_ibv_qp_attr;
struct ibv_qp_init_attr tmp_ibv_qp_init_attr;
IF_VERBS_FAILURE(ibv_query_qp(m_qp, &tmp_ibv_qp_attr, attr_mask,
&tmp_ibv_qp_init_attr)) {
qp_logerr("ibv_query_qp failed (errno=%d %m)", errno);
return -1;
} ENDIF_VERBS_FAILURE;
m_qp_cap.max_send_wr = min(tmp_ibv_qp_attr.cap.max_send_wr, m_qp_cap.max_send_wr);
m_qp_cap.max_recv_wr = min(tmp_ibv_qp_attr.cap.max_recv_wr, m_qp_cap.max_recv_wr);
m_qp_cap.max_send_sge = min(tmp_ibv_qp_attr.cap.max_send_sge, m_qp_cap.max_send_sge);
m_qp_cap.max_recv_sge = min(tmp_ibv_qp_attr.cap.max_recv_sge, m_qp_cap.max_recv_sge);
m_qp_cap.max_inline_data = min(tmp_ibv_qp_attr.cap.max_inline_data, m_qp_cap.max_inline_data);
if ( m_qp_cap.max_send_wr < m_tx_num_wr ) {
qp_logwarn("Amount of requested TX_WRE %d lowered to %d", m_tx_num_wr, m_qp_cap.max_send_wr);
m_tx_num_wr = m_qp_cap.max_send_wr;
m_p_ring->set_tx_num_wr( m_tx_num_wr );
}
qp_logdbg("Used QP (num=%d) "
"wre: tx = %d rx = %d "
"sge: tx = %d rx = %d "
"inline: %d",
m_qp->qp_num,
m_qp_cap.max_send_wr, m_qp_cap.max_recv_wr,
m_qp_cap.max_send_sge, m_qp_cap.max_recv_sge,
m_qp_cap.max_inline_data);
#else
// Check device capabilities for max SG elements
uint32_t tx_max_inline = safe_mce_sys().tx_max_inline;
uint32_t rx_num_sge = (m_p_ring->is_socketxtreme() ? 1 : MCE_DEFAULT_RX_NUM_SGE);
uint32_t tx_num_sge = MCE_DEFAULT_TX_NUM_SGE;
qp_init_attr.cap.max_send_wr = m_tx_num_wr;
qp_init_attr.cap.max_recv_wr = m_rx_num_wr;
qp_init_attr.cap.max_inline_data = tx_max_inline;
qp_init_attr.cap.max_send_sge = tx_num_sge;
qp_init_attr.cap.max_recv_sge = rx_num_sge;
qp_init_attr.recv_cq = m_p_cq_mgr_rx->get_ibv_cq_hndl();
qp_init_attr.send_cq = m_p_cq_mgr_tx->get_ibv_cq_hndl();
qp_init_attr.sq_sig_all = 0;
// Create the QP
if (prepare_ibv_qp(qp_init_attr)) {
return -1;
}
qp_logdbg("Created QP (num=%d) with %d tx wre and inline=%d and %d rx "
"wre and %d sge", m_qp->qp_num, m_tx_num_wr, m_max_inline_data,
m_rx_num_wr, rx_num_sge);
#endif /* DEFINED_TSO */
#if defined(DEFINED_ROCE_LAG)
if (desc->slave && desc->slave->lag_tx_port_affinity > 0) {
const slave_data_t * p_slave = desc->slave;
struct mlx5dv_context attr_out;
memset(&attr_out, 0, sizeof(attr_out));
attr_out.comp_mask |= MLX5DV_CONTEXT_MASK_NUM_LAG_PORTS;
if (!mlx5dv_query_device(p_slave->p_ib_ctx->get_ibv_context(), &attr_out)) {
qp_logdbg("QP ROCE LAG port: %d of %d", p_slave->lag_tx_port_affinity, attr_out.num_lag_ports);
if (!mlx5dv_modify_qp_lag_port(m_qp, p_slave->lag_tx_port_affinity)) {
uint8_t current_port_num = 0;
uint8_t active_port_num = 0;
if (!mlx5dv_query_qp_lag_port(m_qp, ¤t_port_num, &active_port_num)) {
qp_logdbg("QP ROCE LAG port affinity: %d => %d", current_port_num, active_port_num);
}
}
}
}
#endif /* DEFINED_ROCE_LAG */
// All buffers will be allocated from this qp_mgr buffer pool so we can already set the Rx & Tx lkeys
for (uint32_t wr_idx = 0; wr_idx < m_n_sysvar_rx_num_wr_to_post_recv; wr_idx++) {
m_ibv_rx_wr_array[wr_idx].sg_list = &m_ibv_rx_sg_array[wr_idx];
m_ibv_rx_wr_array[wr_idx].num_sge = 1;
m_ibv_rx_wr_array[wr_idx].next = (wr_idx < (m_n_sysvar_rx_num_wr_to_post_recv - 1) ?
&m_ibv_rx_wr_array[wr_idx+1] : NULL); // pre-define the linked list
}
m_curr_rx_wr = 0;
if (m_p_cq_mgr_tx) {
m_p_cq_mgr_tx->add_qp_tx(this);
}
return 0;
}
void qp_mgr::up()
{
// Add buffers
qp_logdbg("QP current state: %d", priv_ibv_query_qp_state(m_qp));
release_rx_buffers(); // We might have old flushed cqe's in our CQ still from previous HA event
release_tx_buffers();
/* clean any link to completions with error we might have */
set_unsignaled_count();
m_p_last_tx_mem_buf_desc = NULL;
modify_qp_to_ready_state();
m_p_cq_mgr_rx->add_qp_rx(this);
}
void qp_mgr::down()
{
qp_logdbg("QP current state: %d", priv_ibv_query_qp_state(m_qp));
modify_qp_to_error_state();
// free buffers from current active resource iterator
trigger_completion_for_all_sent_packets();
// let the QP drain all wqe's to flushed cqe's now that we moved
// it to error state and post_sent final trigger for completion
usleep(1000);
release_tx_buffers();
release_rx_buffers();
m_p_cq_mgr_rx->del_qp_rx(this);
}
void qp_mgr::modify_qp_to_error_state()
{
qp_logdbg("");
BULLSEYE_EXCLUDE_BLOCK_START
if (priv_ibv_modify_qp_to_err(m_qp)) {
qp_logdbg("ibv_modify_qp failure (errno = %d %m)", errno);
}
BULLSEYE_EXCLUDE_BLOCK_END
}
void qp_mgr::release_rx_buffers()
{
int total_ret = m_curr_rx_wr;
if (m_curr_rx_wr) {
qp_logdbg("Returning %d pending post_recv buffers to CQ owner", m_curr_rx_wr);
while (m_curr_rx_wr) {
--m_curr_rx_wr;
mem_buf_desc_t* p_mem_buf_desc = (mem_buf_desc_t*)(uintptr_t)m_ibv_rx_wr_array[m_curr_rx_wr].wr_id;
if (p_mem_buf_desc && p_mem_buf_desc->p_desc_owner) {
m_p_ring->mem_buf_desc_return_to_owner_rx(p_mem_buf_desc);
}
else {
g_buffer_pool_rx->put_buffers_thread_safe(p_mem_buf_desc);
}
}
}
// Wait for all FLUSHed WQE on Rx CQ
qp_logdbg("draining rx cq_mgr %p (last_posted_rx_wr_id = %lu)", m_p_cq_mgr_rx, m_last_posted_rx_wr_id);
uintptr_t last_polled_rx_wr_id = 0;
while (m_p_cq_mgr_rx && last_polled_rx_wr_id != m_last_posted_rx_wr_id &&
errno != EIO && !m_p_ib_ctx_handler->is_removed() &&
!is_rq_empty()) {
// Process the FLUSH'ed WQE's
int ret = m_p_cq_mgr_rx->drain_and_proccess(&last_polled_rx_wr_id);
qp_logdbg("draining completed on rx cq_mgr (%d wce) last_polled_rx_wr_id = %lu", ret, last_polled_rx_wr_id);
total_ret += ret;
if (!ret) {
// Query context for ib_verbs events (especially for IBV_EVENT_DEVICE_FATAL)
g_p_event_handler_manager->query_for_ibverbs_event(m_p_ib_ctx_handler->get_ibv_context()->async_fd);
}
// Add short delay (500 usec) to allow for WQE's to be flushed to CQ every poll cycle
const struct timespec short_sleep = {0, 500000}; // 500 usec
nanosleep(&short_sleep, NULL);
}
m_last_posted_rx_wr_id = 0; // Clear the posted WR_ID flag, we just clear the entire RQ
qp_logdbg("draining completed with a total of %d wce's on rx cq_mgr", total_ret);
}
void qp_mgr::release_tx_buffers()
{
int ret = 0;
uint64_t poll_sn = 0;
qp_logdbg("draining tx cq_mgr %p", m_p_cq_mgr_tx);
while (m_p_cq_mgr_tx && m_qp &&
((ret = m_p_cq_mgr_tx->poll_and_process_element_tx(&poll_sn)) > 0) &&
(errno != EIO && !m_p_ib_ctx_handler->is_removed())) {
qp_logdbg("draining completed on tx cq_mgr (%d wce)", ret);
}
}
void qp_mgr::trigger_completion_for_all_sent_packets()
{
vma_ibv_send_wr send_wr;
ibv_sge sge[1];
// Handle releasing of Tx buffers
// Single post send with SIGNAL of a dummy packet
// NOTE: Since the QP is in ERROR state no packets will be sent on the wire!
// So we can post_send anything we want :)
qp_logdbg("unsignaled count=%d, last=%p", m_n_unsignaled_count, m_p_last_tx_mem_buf_desc);
if (m_p_last_tx_mem_buf_desc) { // Meaning that there is at least one post_send in the QP mem_buf_desc that wasn't signaled for completion
qp_logdbg("Need to send closing tx wr...");
// Allocate new send buffer
mem_buf_desc_t* p_mem_buf_desc = m_p_ring->mem_buf_tx_get(0, true);
m_p_ring->m_missing_buf_ref_count--; // Align Tx buffer accounting since we will be bypassing the normal send calls
if (!p_mem_buf_desc) {
qp_logerr("no buffer in pool");
return;
}
p_mem_buf_desc->p_next_desc = m_p_last_tx_mem_buf_desc;
// Prepare dummy packet: zeroed payload ('0000').
// For ETH it replaces the MAC header!! (Nothing is going on the wire, QP in error state)
// For IB it replaces the IPoIB header.
/* need to send at least eth+ip, since libmlx5 will drop just eth header */
ethhdr* p_buffer_ethhdr = (ethhdr *)p_mem_buf_desc->p_buffer;
memset(p_buffer_ethhdr, 0, sizeof(*p_buffer_ethhdr));
p_buffer_ethhdr->h_proto = htons(ETH_P_IP);
iphdr* p_buffer_iphdr = (iphdr *)(p_mem_buf_desc->p_buffer + sizeof(*p_buffer_ethhdr));
memset(p_buffer_iphdr, 0, sizeof(*p_buffer_iphdr));
sge[0].length = sizeof(ethhdr) + sizeof(iphdr);
sge[0].addr = (uintptr_t)(p_mem_buf_desc->p_buffer);
sge[0].lkey = m_p_ring->m_tx_lkey;
struct ibv_ah *p_ah = NULL;
ibv_ah_attr ah_attr;
if (m_p_ring->get_transport_type() == VMA_TRANSPORT_IB) {
memset(&ah_attr, 0, sizeof(ah_attr));
ah_attr.dlid = FICTIVE_AH_DLID;
ah_attr.sl = FICTIVE_AH_SL;
ah_attr.src_path_bits = 0;
ah_attr.static_rate = 0;
ah_attr.is_global = 0;
ah_attr.port_num = m_port_num; // Do we need it?
p_ah = ibv_create_ah(m_p_ib_ctx_handler->get_ibv_pd(), &ah_attr);
BULLSEYE_EXCLUDE_BLOCK_START
if (!p_ah && (errno != EIO)) {
qp_logpanic("failed creating address handler (errno=%d %m)", errno);
}
BULLSEYE_EXCLUDE_BLOCK_END
}
// Prepare send wr for (does not care if it is UD/IB or RAW/ETH)
// UD requires AH+qkey, RAW requires minimal payload instead of MAC header.
memset(&send_wr, 0, sizeof(send_wr));
send_wr.wr_id = (uintptr_t)p_mem_buf_desc;
send_wr.wr.ud.ah = p_ah;
send_wr.wr.ud.remote_qpn = FICTIVE_REMOTE_QPN;
send_wr.wr.ud.remote_qkey = FICTIVE_REMOTE_QKEY;
send_wr.sg_list = sge;
send_wr.num_sge = 1;
send_wr.next = NULL;
vma_send_wr_opcode(send_wr) = VMA_IBV_WR_SEND;
qp_logdbg("IBV_SEND_SIGNALED");
// Close the Tx unsignaled send list
set_unsignaled_count();
m_p_last_tx_mem_buf_desc = NULL;
if (!m_p_ring->m_tx_num_wr_free) {
qp_logdbg("failed to trigger completion for all packets due to no available wr");
return;
}
m_p_ring->m_tx_num_wr_free--;
send_to_wire(&send_wr, (vma_wr_tx_packet_attr)(VMA_TX_PACKET_L3_CSUM|VMA_TX_PACKET_L4_CSUM), true);
if (p_ah) {
IF_VERBS_FAILURE_EX(ibv_destroy_ah(p_ah), EIO)
{
qp_logpanic("failed destroying address handle (errno=%d %m)", errno);
}ENDIF_VERBS_FAILURE;
}
}
}
uint32_t qp_mgr::get_rx_max_wr_num()
{
return m_rx_num_wr;
}
void qp_mgr::post_recv_buffer(mem_buf_desc_t* p_mem_buf_desc)
{
if (m_n_sysvar_rx_prefetch_bytes_before_poll) {
if (m_p_prev_rx_desc_pushed)
m_p_prev_rx_desc_pushed->p_prev_desc = p_mem_buf_desc;
m_p_prev_rx_desc_pushed = p_mem_buf_desc;
}
m_ibv_rx_wr_array[m_curr_rx_wr].wr_id = (uintptr_t)p_mem_buf_desc;
m_ibv_rx_sg_array[m_curr_rx_wr].addr = (uintptr_t)p_mem_buf_desc->p_buffer;
m_ibv_rx_sg_array[m_curr_rx_wr].length = p_mem_buf_desc->sz_buffer;
m_ibv_rx_sg_array[m_curr_rx_wr].lkey = p_mem_buf_desc->lkey;
if (m_curr_rx_wr == m_n_sysvar_rx_num_wr_to_post_recv - 1) {
m_last_posted_rx_wr_id = (uintptr_t)p_mem_buf_desc;
m_p_prev_rx_desc_pushed = NULL;
p_mem_buf_desc->p_prev_desc = NULL;
m_curr_rx_wr = 0;
struct ibv_recv_wr *bad_wr = NULL;
IF_VERBS_FAILURE(ibv_post_recv(m_qp, &m_ibv_rx_wr_array[0], &bad_wr)) {
uint32_t n_pos_bad_rx_wr = ((uint8_t*)bad_wr - (uint8_t*)m_ibv_rx_wr_array) / sizeof(struct ibv_recv_wr);
qp_logerr("failed posting list (errno=%d %m)", errno);
qp_logerr("bad_wr is %d in submitted list (bad_wr=%p, m_ibv_rx_wr_array=%p, size=%zu)", n_pos_bad_rx_wr, bad_wr, m_ibv_rx_wr_array, sizeof(struct ibv_recv_wr));
qp_logerr("bad_wr info: wr_id=%#lx, next=%p, addr=%#lx, length=%d, lkey=%#x", bad_wr[0].wr_id, bad_wr[0].next, bad_wr[0].sg_list[0].addr, bad_wr[0].sg_list[0].length, bad_wr[0].sg_list[0].lkey);
qp_logerr("QP current state: %d", priv_ibv_query_qp_state(m_qp));
// Fix broken linked list of rx_wr
if (n_pos_bad_rx_wr != (m_n_sysvar_rx_num_wr_to_post_recv - 1)) {
m_ibv_rx_wr_array[n_pos_bad_rx_wr].next = &m_ibv_rx_wr_array[n_pos_bad_rx_wr+1];
}
throw;
} ENDIF_VERBS_FAILURE;
qp_logfunc("Successful ibv_post_recv");
}
else {
m_curr_rx_wr++;
}
}
void qp_mgr::post_recv_buffers(descq_t* p_buffers, size_t count)
{
qp_logfuncall("");
// Called from cq_mgr context under cq_mgr::LOCK!
while (count--) {
post_recv_buffer(p_buffers->get_and_pop_front());
}
}
inline int qp_mgr::send_to_wire(vma_ibv_send_wr* p_send_wqe, vma_wr_tx_packet_attr attr, bool request_comp)
{
NOT_IN_USE(attr);
int ret = 0;
vma_ibv_send_wr *bad_wr = NULL;
if (request_comp) {
vma_send_wr_send_flags(*p_send_wqe) = (vma_ibv_send_flags)(vma_send_wr_send_flags(*p_send_wqe) | VMA_IBV_SEND_SIGNALED);
}
IF_VERBS_FAILURE(vma_ibv_post_send(m_qp, p_send_wqe, &bad_wr)) {
qp_logerr("failed post_send%s (errno=%d %m)\n", ((vma_send_wr_send_flags(*p_send_wqe) & VMA_IBV_SEND_INLINE)?"(+inline)":""), errno);
if (bad_wr) {
qp_logerr("bad_wr info: wr_id=%#lx, send_flags=%#lx, addr=%#lx, length=%d, lkey=%#x, max_inline_data=%d",
bad_wr->wr_id, (unsigned long)vma_send_wr_send_flags(*bad_wr), bad_wr->sg_list[0].addr, bad_wr->sg_list[0].length, bad_wr->sg_list[0].lkey, get_max_inline_data());
}
ret = -1;
} ENDIF_VERBS_FAILURE;
// Clear the SINGAL request
vma_send_wr_send_flags(*p_send_wqe) = (vma_ibv_send_flags)(vma_send_wr_send_flags(*p_send_wqe) & ~VMA_IBV_SEND_SIGNALED);
return ret;
}
int qp_mgr::send(vma_ibv_send_wr* p_send_wqe, vma_wr_tx_packet_attr attr)
{
mem_buf_desc_t* p_mem_buf_desc = (mem_buf_desc_t *)p_send_wqe->wr_id;
qp_logfunc("VERBS send, unsignaled_count: %d", m_n_unsignaled_count);
bool request_comp = is_completion_need();
#ifdef VMA_TIME_MEASURE
TAKE_T_TX_POST_SEND_START;
#endif
#ifdef RDTSC_MEASURE_TX_VERBS_POST_SEND
RDTSC_TAKE_START(g_rdtsc_instr_info_arr[RDTSC_FLOW_TX_VERBS_POST_SEND]);
#endif //RDTSC_MEASURE_TX_SENDTO_TO_AFTER_POST_SEND
if (send_to_wire(p_send_wqe, attr, request_comp)) {
#ifdef VMA_TIME_MEASURE
INC_ERR_TX_COUNT;
#endif
return -1;
}
#ifdef RDTSC_MEASURE_TX_VERBS_POST_SEND
RDTSC_TAKE_END(g_rdtsc_instr_info_arr[RDTSC_FLOW_TX_VERBS_POST_SEND]);
#endif //RDTSC_MEASURE_TX_SENDTO_TO_AFTER_POST_SEND
#ifdef RDTSC_MEASURE_TX_SENDTO_TO_AFTER_POST_SEND
RDTSC_TAKE_END(g_rdtsc_instr_info_arr[RDTSC_FLOW_SENDTO_TO_AFTER_POST_SEND]);
#endif //RDTSC_MEASURE_TX_SENDTO_TO_AFTER_POST_SEND
#ifdef VMA_TIME_MEASURE
TAKE_T_TX_POST_SEND_END;
#endif
// Link this new mem_buf_desc to the previous one sent
p_mem_buf_desc->p_next_desc = m_p_last_tx_mem_buf_desc;
if (request_comp) {
int ret;
set_unsignaled_count();
m_p_last_tx_mem_buf_desc = NULL;
// Poll the Tx CQ
uint64_t dummy_poll_sn = 0;
ret = m_p_cq_mgr_tx->poll_and_process_element_tx(&dummy_poll_sn);
BULLSEYE_EXCLUDE_BLOCK_START
if (ret < 0) {
qp_logerr("error from cq_mgr_tx->process_next_element (ret=%d %m)", ret);
}
BULLSEYE_EXCLUDE_BLOCK_END
qp_logfunc("polling succeeded on tx cq_mgr (%d wce)", ret);
} else {
m_n_unsignaled_count--;
m_p_last_tx_mem_buf_desc = p_mem_buf_desc;
}
return 0;
}
void qp_mgr_eth::modify_qp_to_ready_state()
{
qp_logdbg("");
int ret = 0;
int qp_state = priv_ibv_query_qp_state(m_qp);
if (qp_state != IBV_QPS_INIT) {
BULLSEYE_EXCLUDE_BLOCK_START
if ((ret = priv_ibv_modify_qp_from_err_to_init_raw(m_qp, m_port_num)) != 0) {
qp_logpanic("failed to modify QP from %d to RTS state (ret = %d)", qp_state, ret);
}
BULLSEYE_EXCLUDE_BLOCK_END
}
BULLSEYE_EXCLUDE_BLOCK_START
if ((ret = priv_ibv_modify_qp_from_init_to_rts(m_qp)) != 0) {
qp_logpanic("failed to modify QP from INIT to RTS state (ret = %d)", ret);
}
BULLSEYE_EXCLUDE_BLOCK_END
}
int qp_mgr_eth::prepare_ibv_qp(vma_ibv_qp_init_attr& qp_init_attr)
{
qp_logdbg("");
int ret = 0;
qp_init_attr.qp_type = IBV_QPT_RAW_PACKET;
vma_ibv_qp_init_attr_comp_mask(m_p_ib_ctx_handler->get_ibv_pd(), qp_init_attr);
#ifdef DEFINED_TSO
if (m_p_ring->is_tso()) {
vma_ibv_qp_init_attr_tso(qp_init_attr, m_p_ring->get_max_header_sz());
qp_logdbg("create qp with max_tso_header = %d", m_p_ring->get_max_header_sz());
}
#endif /* DEFINED_TSO */
m_qp = vma_ibv_create_qp(m_p_ib_ctx_handler->get_ibv_pd(), &qp_init_attr);
BULLSEYE_EXCLUDE_BLOCK_START
if (!m_qp) {
qp_logerr("ibv_create_qp failed (errno=%d %m)", errno);
return -1;
}
VALGRIND_MAKE_MEM_DEFINED(m_qp, sizeof(ibv_qp));
if ((ret = priv_ibv_modify_qp_from_err_to_init_raw(m_qp, m_port_num)) != 0) {
qp_logerr("failed to modify QP from ERR to INIT state (ret = %d)", ret);
return ret;
}
BULLSEYE_EXCLUDE_BLOCK_END
#ifdef DEFINED_TSO
#else
enum ibv_qp_attr_mask attr_mask = IBV_QP_CAP;
struct ibv_qp_attr tmp_ibv_qp_attr;
struct ibv_qp_init_attr tmp_ibv_qp_init_attr;
IF_VERBS_FAILURE(ibv_query_qp(m_qp, &tmp_ibv_qp_attr, attr_mask,
&tmp_ibv_qp_init_attr)) {
qp_logerr("ibv_query_qp failed (errno=%d %m)", errno);
return -1;
} ENDIF_VERBS_FAILURE;
uint32_t tx_max_inline = safe_mce_sys().tx_max_inline;
m_max_inline_data = min(tmp_ibv_qp_attr.cap.max_inline_data, tx_max_inline);
qp_logdbg("requested max inline = %d QP, actual max inline = %d, "
"VMA max inline set to %d, max_send_wr=%d, max_recv_wr=%d, "
"max_recv_sge=%d, max_send_sge=%d",
tx_max_inline, tmp_ibv_qp_init_attr.cap.max_inline_data,
m_max_inline_data, tmp_ibv_qp_attr.cap.max_send_wr,
tmp_ibv_qp_attr.cap.max_recv_wr, tmp_ibv_qp_attr.cap.max_recv_sge,
tmp_ibv_qp_attr.cap.max_send_sge);
#endif /* DEFINED_TSO */
return 0;
}
void qp_mgr_ib::modify_qp_to_ready_state()
{
qp_logdbg("");
int ret = 0;
int qp_state = priv_ibv_query_qp_state(m_qp);
BULLSEYE_EXCLUDE_BLOCK_START
if (qp_state != IBV_QPS_INIT) {
if ((ret = priv_ibv_modify_qp_from_err_to_init_ud(m_qp, m_port_num, m_pkey_index, m_underly_qpn)) != 0) {
qp_logpanic("failed to modify QP from %d to RTS state (ret = %d)", qp_state, ret);
}
}
if ((ret = priv_ibv_modify_qp_from_init_to_rts(m_qp, m_underly_qpn)) != 0) {
qp_logpanic("failed to modify QP from INIT to RTS state (ret = %d)", ret);
}
BULLSEYE_EXCLUDE_BLOCK_END
}
int qp_mgr_ib::prepare_ibv_qp(vma_ibv_qp_init_attr& qp_init_attr)
{
qp_logdbg("");
int ret = 0;
qp_init_attr.qp_type = IBV_QPT_UD;
vma_ibv_qp_init_attr_comp_mask(m_p_ib_ctx_handler->get_ibv_pd(), qp_init_attr);
#ifdef DEFINED_TSO
if (m_p_ring->is_tso()) {
vma_ibv_qp_init_attr_tso(qp_init_attr, m_p_ring->get_max_header_sz());
qp_logdbg("create qp with max_tso_header = %d", m_p_ring->get_max_header_sz());
}
#endif /* DEFINED_TSO */
if (m_underly_qpn) {
ibv_source_qpn_set(qp_init_attr, m_underly_qpn);
qp_logdbg("create qp using underly qpn = 0x%X", m_underly_qpn);
}
m_qp = vma_ibv_create_qp(m_p_ib_ctx_handler->get_ibv_pd(), &qp_init_attr);
BULLSEYE_EXCLUDE_BLOCK_START
if (!m_qp) {
qp_logerr("ibv_create_qp failed (errno=%d %m)", errno);
return -1;
}
if ((ret = priv_ibv_modify_qp_from_err_to_init_ud(m_qp, m_port_num,
m_pkey_index,
m_underly_qpn)) != 0) {
VLOG_PRINTF_INFO_ONCE_THEN_ALWAYS(
VLOG_ERROR, VLOG_DEBUG,
"failed to modify QP from ERR to INIT state (ret = %d) check number of available fds (ulimit -n)",
ret);
return ret;
}
BULLSEYE_EXCLUDE_BLOCK_END
#ifdef DEFINED_TSO
#else
enum ibv_qp_attr_mask attr_mask = IBV_QP_CAP;
struct ibv_qp_attr tmp_ibv_qp_attr;
struct ibv_qp_init_attr tmp_ibv_qp_init_attr;
IF_VERBS_FAILURE(ibv_query_qp(m_qp, &tmp_ibv_qp_attr, attr_mask,
&tmp_ibv_qp_init_attr)) {
qp_logerr("ibv_query_qp failed (errno=%d %m)", errno);
return -1;
} ENDIF_VERBS_FAILURE;
uint32_t tx_max_inline = safe_mce_sys().tx_max_inline;
m_max_inline_data = min(tmp_ibv_qp_attr.cap.max_inline_data, tx_max_inline);
qp_logdbg("requested max inline = %d QP, actual max inline = %d, "
"VMA max inline set to %d, max_send_wr=%d, max_recv_wr=%d, "
"max_recv_sge=%d, max_send_sge=%d",
tx_max_inline, tmp_ibv_qp_init_attr.cap.max_inline_data,
m_max_inline_data, tmp_ibv_qp_attr.cap.max_send_wr,
tmp_ibv_qp_attr.cap.max_recv_wr, tmp_ibv_qp_attr.cap.max_recv_sge,
tmp_ibv_qp_attr.cap.max_send_sge);
#endif /* DEFINED_TSO */
return 0;
}
void qp_mgr_ib::update_pkey_index()
{
qp_logdbg("");
VALGRIND_MAKE_MEM_DEFINED(&m_pkey, sizeof(m_pkey));
if (priv_ibv_find_pkey_index(m_p_ib_ctx_handler->get_ibv_context(), get_port_num(), m_pkey, &m_pkey_index)) {
qp_logdbg("IB: Can't find correct pkey_index for pkey '%d'", m_pkey);
m_pkey_index = (uint16_t)-1;
}
else {
qp_logdbg("IB: Found correct pkey_index (%d) for pkey '%d'", m_pkey_index, m_pkey);
}
#ifdef DEFINED_IBV_QP_INIT_SOURCE_QPN
/* m_underly_qpn is introduced to detect if current qp_mgr is able to
* use associated qp.
* It is set to non zero value if OFED supports such possibility only but final
* decision can be made just after attempt to create qp. The value of
* m_underly_qpn is reverted to zero if function to qp creation returns
* failure.
* So zero value for this field means no such capability.
* Note: mlx4 does not support this capability. Disable it explicitly because dynamic check
* using ibv_create_qp does not help
*/
if (!m_p_ib_ctx_handler->is_mlx4()) {
m_underly_qpn = m_p_ring->get_qpn();
}
qp_logdbg("IB: Use qpn = 0x%X for device: %s", m_underly_qpn, m_p_ib_ctx_handler->get_ibname());
#endif /* DEFINED_IBV_QP_INIT_SOURCE_QPN */
}
uint32_t qp_mgr::is_ratelimit_change(struct vma_rate_limit_t &rate_limit)
{
uint32_t rl_changes = 0;
if (m_rate_limit.rate != rate_limit.rate) {
rl_changes |= RL_RATE;
}
if (m_rate_limit.max_burst_sz != rate_limit.max_burst_sz) {
rl_changes |= RL_BURST_SIZE;
}
if (m_rate_limit.typical_pkt_sz != rate_limit.typical_pkt_sz) {
rl_changes |= RL_PKT_SIZE;
}
return rl_changes;
}
int qp_mgr::modify_qp_ratelimit(struct vma_rate_limit_t &rate_limit, uint32_t rl_changes)
{
int ret;
ret = priv_ibv_modify_qp_ratelimit(m_qp, rate_limit, rl_changes);
if (ret) {
qp_logdbg("failed to modify qp ratelimit ret %d (errno=%d %m)", ret, errno);
return -1;
}
m_rate_limit = rate_limit;
return 0;
}