Lecture 9 – NEC CyberWorkBench

Benjamin Carrion Schaefer
Associate Professor
Department of Electrical and Computer Engineering




Objectives of this Lecture

- Review of commercial HLS tools
- NEC's CyberWorkBench
- Tools and flow
 - Parsing
 - Synthesizing
 - RTL generation
 - Results analysis (QOR, schematic, plot graph)
 - Verification
 - Cycle-accurate simulations
 - RTL simulations



Lecture + Homework Synchronization



Commercial HLS Tool

```
ASIC + FPGA ------
```

- Cadence Stratus (C,C++, SystemC)
- Siemens/Mentor Graphics Catapult (C++, SystemC)
- NEC CyberWorkBench (C, BDL, SystemC)
- Synopsys Synphony (C, SystemC)

FPGA -----


- Xilinx Vivado HLS (C,C++)
- Intel HLS compiler (c,C++)





CyberWorkBench Overview


More info at www.cyberworkbench.com





Integrated Development Environment (IDE)

- Facilitates the use of the program
- Integrates all the separate tools (24) the conform CWB
- Allows to easy analyze and interpreted the results %cwb &



CWB Setup

1. Setup of CWB

Edit ~/.bashrc file (e.g. % vi ~/.bashrc) to set the path to CWB and point to the license server)



NEC CWB

```
export CYBER_PATH=/proj/cad/cwb-6.1
export CYBER_ADMIN_PATH=${CYBER_PATH}/linux_x86_64/admin

export CYBER_SYSTEMC_HOME=${CYBER_PATH}/osci
export CYBER_LIB=${CYBER_PATH}/lib
export LD_LIBRARY_PATH=${CYBER_PATH}/lib:${LD_LIBRARY_PATH}

export CYLMD_LICENSE_FILE=27010@legolas1.utdallas.edu


export PATH=$PATH:${CYBER_PATH}/bin
export PATH=$PATH:${CYBER_ADMIN_PATH}/bin
```

2. Check and open CWB:


% /proj/cad/cwb-6.1/bin %which cwb % cwb &



CyberWorkBench in a Nutshell



- Composed of multiple programs
- IDE (GUI) just calls them with different options
- Each tool has its own manual and help function
- E.g.
 - cpars Parses C code%cpars –h
 - bdltran Main synthesizer%bdltran –h
 - veriloggen RTL generation backend
 %veriloggen –h
 - tbgen Testbench generator%tbgen –h
 - cmscgen cycle-accurate model generator
 %cmscgen -h





CWB from Command line

Log in to UTD Linux server (no-machine)

```
engnx06a.utdallas.edu:/home/eng/b/bxc162630
                                                                                 ×
File Edit View Search Terminal Help
{engnx06a:~} bdlpars -h | more
Copyright (C) 1988-2017 NEC Corporation. All rights reserved.
bdlpars version : 6.76 (Linux 64-bit) Tue Nov 7 13:19:52 JST 2017
         (BIF version: 3.41m)
         (LICflex version : 1.53 cylmd)
         (PARSE COMMON version: 2.89)
Usage: bdlpars [option] infile [infile2 ...]
            outfile : [*] (generate *.IFF)
Option:
 -Dname[=def]
                       - Define a symbol name to the preprocessor
 -Ipathname
                       - Add pathname to the list of directories
                         in which to search for #include files
 -o <filename>
                       - Specify name of '.IFF' file.
 -base name=input file - output .IFF file named <input-file-name>.IFF
 -base name=function - output .IFF file named cess-name>.IFF (default)
 -info base name <basename>
                       - Specify basename of '.bperr' file.
 -compile single source file
                       - Compile last source file mentioned on command line (or p
arameter file).
                       - Inhibit all warning messages.
 -W
 -Wall
                       - Print extra warning messages for these events
```



Generated Files in CWB's HLS Process

- Input: foo.c (ANSI C), foo.bdl (BDL), foo.sc/cpp (SystemC)
- Parse code → syntactical errors?
 %cpars/bdlpars/scpars foo.c→ foo.IFF
- 2. Synthesize code → Allocation, Scheduling and Binding


%bdltran foo.IFF -c1000 -s -lfl asic45.FLIB -lb asic45.BLIB → foo_C.IFF (result of scheduling phase), foo_E.IFF (result of binding phase). Clock units 1/100ns → 1000 x 1/100ns=10ns

3. RTL generation

```
%veriloggen foo_E.IFF or %vhdlgen foo_E.IFF → foo_E.v, foo_E.vhd
```



CWB's Tool flow and Files Overview



Inputs

SystemC, ANSI-C and BDL

Outputs

- Optimized RTL Circuit (VHDL/Verilog)
- SystemC Cycle Accurate
 Simulation Model
 - Fast cycle-accurate simulation model for single and multiple processes for full SoC simulation




Input to Synthesis Process

- C/BDL/SystemC file
- Technology libraries
 - FLIB: contains area and delay of FUs
 - BLIB: contains area and delay of basic operators
- Synthesis options
 - Target synthesis frequency (-c1000 = 10ns=100Mhz)
 - Synthesis mode (automatic -s, manual -sN, pipelined)
 - Other options , e.g., synthesize arrays as memories or register, unroll loops or not.




Creating a new Project



IDE Project

- Technology libraries and target synthesis frequency specified in IDE when project is generated
- Can be modified in synthesis option dialog window






FLIB/BLIB files

- Generic ASIC files given for reference → Need to call library generator with fab's technology library
- FPGA files given, but can be re-generated too with library generator
- CWB's FLIB and BLIB library generators
 - FLIBgen
 - BLIBgen

Program	Version	
cybus	1.17	
CybusM	1.55	
topmodgen	5.1.15	
bdlpars	6.76	
scpars	7.1.1	
cpars	7.1.1	
rtlpars	5.61	
check_overflow	1.62	
bdltran	6.10.04	
veriloggen	6.89.1	
vhdlgen	6.84.1	
bmcppgen	3.49	
cmscgen	7.40	
cmveriloggen	7.40	
mkmfsim	2.27	
tbgen	3.89	
BLIBgen	5.5.36	
FLIBgen	5.5.36	
LSscrgen	5.5.17	
cwbexplorer	1.4.5	
pathcheck	0.24	
scmodgen	1.52	
CWB-sh		
CWB-dbg	1.25	






Functional Units Chaining

- Include chaining effect
- E.g.

```
#@VERSION{2.00}
#@LIB{CWBSTDFLIB}
#@LIBTYPE{STANDARD}
#@KIND{BASIC OPERATOR}
#@UNIT 1/10ps
#@SYN TOOL{DC}
@FLIB {
 NAME
          add1u
 KIND
 BITWIDTH 1
 DELAY
         900
 CHAIN FROM add1u: 900
 CHAIN FROM add1s: 900
 CHAIN FROM add2u: 900
 CHAIN FROM add2s: 900
 CHAIN FROM add3u: 400
 CHAIN FROM add3s: 0
 CHAIN FROM add4u:0
 CHAIN FROM add4s: 0
 CHAIN FROM add8u:0
 CHAIN FROM add8s: 0
 CHAIN FROM add12u:0
```






Parser Selection

- Main Analysis Error Display

 1.Lang

 BDL SystemC C/C++
- CWB takes as inputs 3 languages → has 3 parsers
 - BDL \rightarrow bdlpars
 - ANSI-C → cpars// Cyber func=process
 - SystemC → scpars
- By default, the IDE uses the final extension to determine which parser to use → can be overwritten







Setting Pre-compiler Directives

- When calling parser from command line %bdlpars foo.bdl –DNAME
- At IDE

Analysis options → preprocessor directives

```
name
📆 ave8 lab
🖹 - 🔘 src
                      Open
          翮 ave{
                      Open by Internal Editor
          翮 ave{
          團 ave8
                      Open by Related Program
          團 ave8
                      Close
      include
                      Save File
                                           Ctrl+S
      testbend
   🖹 🛅 ave 8.c.d
                      Remove...
       .÷. 🗖 ave{
                      Detach from project...
       ave8.dir
                      Print...
      ave8 bla
       ±- 🙀 ave{ 📃
                      Analyze
                      Reanalyze
       Analysis Options..
       ■ave8 ke
                      Show State Diagram
```






CWB - Analysis options - ave8.c(/ave8_lab/ave8)





Parsing

Command line
 %cpars foo.c → foo.IFF

• IDE










IDE Parser

- Dialog window text box shows options selected
- Console window shows tool and options passed


```
    </>
    </>
    <//>
    <//>
    <//>
    <//>
```






Parser's Output (.IFF)

- Output of parser is a .IFF file allows to have multiple parsers and generate a common file format for all of them
- %bdldraw foo.IFF → displays the parse tree graphically









CWB's Synthesizer - bdltran

Many, many, many options








Command line bdltran


- bdltran has many options (%bdltran –H)
- Text box in GUI shows which options are selected
- %bdltran foo.IFF -c2000 -s Zresource_fcnt=USE Zresource_mcnt=GENERATE EE -lb
 \${CYBER_PATH}/packages/asic
 _45.BLIB -lfl
 \${CYBER_PATH}/packages/asic
 _45.FLIB +lfl ave8-auto.FLIB +lfl
 ave8-amacro-auto.FLIB -lfc
 ave8-auto.FCNT





Must Have Options: 1. Synthesis Mode


- Synthesis Mode
 - Automatic (-s) (default)
 - Bdltran takes care of the scheduling/timing automatically
 - Manual (-sN)
 - Timing is specified manually by user by using \$ or wait()
 - Pipelinning (-s Zzpipeline)
 - Circuit is fully pipelined
 Data Initiation
 Interval (DII) needs to
 be specified





Must Have Options: 2. Clock Period


- Originally set
 when project is
 created (by
 default follows it)
- Clock uncertainty
 - Reduces the clock period by fixed value or %






Resource Allocation

- In the past needed to executed bdltran 2 times
 - First pass : Generate FU constraint file (FCNT)
 - Second pass : Synthesis circuit with FCNT file
- Since version 6.0 both passes done at the same time
- Previous method allowed to modify the FCNT file before doing the full synthesis
- FU constraint (FCNT)
- Memory constraint (MLIB and MCNT)
- Additional FU library file (auto.FLIB)



FCNT file


- Contains number and type of FUs from given FLIB file that is required to map operations from C code to RTL
- Allows to control FUs by bitwidth: large, medium and small
 - Large > 16 bits
 - Medium <16bits and >8 bits
 - Small < 8 bits
- Option: Zflib_out_limit=L100:M 100:S100




FCNT Manual Settings

- FCNT file can be manually edited to set number of FUs of each class
 - Double click or edit with any text editor

```
#@VERSION{3.00}
#@CNT{ave8}
#@KIND{BASIC OPERATOR}
#@CLK 200000
#@UNIT 1/10ps
@FCNT{
      NAME add8u
      LIMIT 4 AUTO
#
      COMMENT
@FCNT{
      NAME add12u
      LIMIT 3 AUTO
#
      COMMENT
#@HASH{b6836427a6977baf58df8e5ddf1f14d7}
#@END{ave8}
```








FCNT


- By default, a new FCNT file is generated in each new synthesis
 - -Zresource_fcnt=GENERATE
- Need to specify to use manually modified FCNT file manually
 - -Zresource_fcnt=USE





Memory Constraint Files


- MLIB and MCNT files
- Only generated when arrays are synthesized as memories (RAM or ROM)
- MLIB
 - Contains IOS and delay and area information that user needs to include
- MCNT: Memory Constraint File
 - Specifies how many memory modules to be instantiated





MLIB File


- IDE opens in dialog window
- Text editor in text format



```
#@VERSION { 3.00 }
#@LIB { ave8 }
#@UNIT 1/10ps
#@SYN TOOL{DC}
@MLIB {
  NAME
             MEMB8W8
  KIND
             R1,W1
  BITWIDTH
  DELAY
             x2
  WORD
                    YES
  WRITE SYNC
  DEFMOD {
                                 /* ra:1 */:
            ter (0:3)
                       RA1
     in
                                 /* rd:1 */;
                        RD1
             ter (0:8)
     out
                       RE1
                                 /* re:1 */;
     in
            ter (0:1)
            ter (0:1)
                       RCLK1
                               /* rclk:1 */;
                                  /* wa:2 */;
            ter (0:3)
                       WA2
            ter (0:8)
                       WD2
                                  /* wd:2 */:
                                  /* we:2 */;
                       WE2
            ter (0:1)
    in
                                   /* wclk:2 */:
                       WCLK2
            ter (0:1)
    in
#@END { ave8 }
```

MCNT file

Memory Constraint File



```
#@VERSION { 3.00 }
#@CNT { ave8 }
@MCNT {
    NAME MEMB8W8
    LIMIT 1
}
#@END { ave8 }
```



Synthesis

Search item

name

Synthesis Moc


include

inclu

Foo_E.v


Console Debug

Multiple report files :.CSV, .QOR, .QOR.HTLM, .SUMM, .err, .tips



Interpreting the Results


- QOR report
- Signal Table
- Errors and Warnings
- Datapath
- Synthesis Graph
- History of Synthesis Results






Signal Table


- Timing information of:
 - IOs
 - Registers
 - Memories
 - FUs
- Clicking on cells jumps to C code





Datapath


- Graphical representation of resultant circuit
- Pathdraw (%pathdraw foo_E.IFF)





Datapath - Critical Paths


Shows critical paths on diagram and C source code







Synthesis Graph

 Keeps record of all design combinations generated and displays in Plot chart





RTL Code Generation




- RTL
 - Verilog (veriloggen)
 - VHDL (vhdlgen)
- Structural RTL
 - Module
 - Foo_fsm (state machine)
 - Foo_dat (data path)
- Allows cross probing
 - Click on RTL and jumps to original C code (only orange lines numbers)


```
// verilog_out version 6.89.1
       // options: veriloggen -EE ave8_E.IFF
       //bdlpars options: -EE -DNAME -I../.. "-IC:/Program Files (x86)/cyber/6.10/include" -base_name=input_file -info_ba
       //bdltran options: -EE-c2000-cdp2-s-Zresource_fcnt=USE-Zresource_mcnt=GENERATE-Zport valid sig gen
       //timestamp_0: 20180607150442_17200_27426
       //timestamp_5: 20180607151157_11600_05151
       //timestamp_9: 20180607151157_11600_07377
       //timestamp C: 20180607151157 11600 06993
       //timestamp E: 20180607151157 11600 08196
10
       //timestamp V: 20180607151158 18208 26730
11
12
       nodule ave8 (in0 ,in0_v ,out0 ,out0_v_1 ,CLOCK ,RESET
       input
                 [0:7]
14
       output
15
       output
       output
17
       input
                            CLOCK
18
       nout
19
20
21
22
23
24
       ave8_fsm INST_fsm ( .CLOCK(CLOCK) ,.RESET(RESET) ,.ST1_03d_port(<u>ST1_03d) ,.ST1_02d_port</u>
25
                  .ST1_01d_port(ST1_01d) ..ST1_00d_port(ST1_00d) );
26
       out0 v 1(out0 v 1, out0(out0) ..out0 v 1, out0 v 1 ave8 dat INST dat
27
                  CLOCK(CLOCK) ..RESET(RESET) ..ST1 03d(ST1 03d) ..ST1 02d(ST1
28
                  .ST1 00d(ST1 00d))
29
30
       endmodule
31
32
       module ave8_fsm (CLOCK ,RESET ,ST1_03d_port ,ST1_02d_port ,ST1_01d_port ,ST1_00d_port );
33
                            CLOCK:
       input
34
                            RESET:
       input
35
       output
                            ST1_03d_port;
36
                            ST1 02d port:
       output
37
       output
                            ST1 01d port;
       output
                            ST1 00d port;
39
       wire
                            ST1_00d;
       wire
                            ST1_01d;
41
       wire
                            ST1 02d;
                            ST1 03d:
                            B01 strea
                            B01 streat:
```



Interfacing with Logic Synthesis Tools


- Logic synthesis script generator
 - Xilinx ISE/Vivado
 - Intel Quartus
 - Synopsys DC





ASIC: Design Compiler Example

- Logic Synthesis folder generated (red folder)
- Shell script for Synopsys DC generated
- Simply call:
 - dc_shell -f foo_e.dcsr
 - Or from IDE (right click on red folder → logic synthesis (CUI)






```
2
        # LSscraen version: 5.5.17
        # options: LSscrgen ave8 E.v -EE ../../ave8.c.dir/ave8/ave8 E.IFF
 5
6
        # Reading in RTL file
        analyze f verilog ave8 E.v
10
        elaborate ave8
11
12
        # Setting up constraints
13
        current design ave8
14
        create_clock CLOCK -name CLOCK -period 20
15
        set_input_delay -clock CLOCK -rise 0.0 [all_inputs]
        set output delay -clock CLOCK -rise 0.0 [all outputs]
17
        set_max_fanout 10 ave8
18
       set max transition 5 ave 8
19
       set ideal network RESET
        set ideal network CLOCK
21
        set_auto_disable_drc_nets -constant false -clock true
22
23
        # logic optimization
24
        check design
25
26
27
28
        compile -boundary_optimization -map_effort medium
        compile incremental_mapping -map_effort medium
29
30
        # writing out files
31
        write f ddc -hier -o ave8_gate.ddc
32
33
34
35
36
37
        write f verilog hier to ave8 gate.v
        write_sdc ave8_gate.sdc
       # generating report files
        redirect ave8_gate_net.rpt { report_net }
        redirect ave8 gate timing.rpt {report timing}
       redirect ave8 gate area.rpt { report area }
        redirect ave8_gate_gor.rpt { report_gor }
        redirect ave8_gate_vol.rpt { report_constraint -all_violators }
41
42
        quit
```



FPGA: External Tools


Add Quartus to
 CWB's path:
 Tools → Options
 → Tool Path






Intel Quartus II Example

- Select Cyclone V FPGA (or follow project option)
- Set synthesis tool to Quartus




```
oad_package flow
       project new ave8 E-overwrite
       set_global_assignment -name VERILOG_FILE ave8_E.v
27
       set_global_assignment -name DEVICE 5CSEMA5F31A7
28
       set global assignment -name FAMILY cycloneV
29
       set global assignment -name TOP LEVEL ENTITY ave8
       set global assignment name USE TIMEQUEST TIMING ANALYZER ON
      set_global_assignment -name SDC FILE ave8 E.sdc
31
       execute module tool map
33
       execute module tool fit
       execute module -tool sta -args "--multicomer=on --report script=ave8 E.sta.tcl"
       project close
```





Adding your own Constraints

- 1. Edit foo_E.qsf file generated after running Quartus once. E.g., add pin constraints set_location_assignment PIN_AF14 -to CLOCK set_location_assignment PIN_AA14 -to RESET
- Modify Logic synthesis script file: project_new → project_open
- Call Quartus again by clicking on foo_E.tcl file



NEC - CyberWorkBench



Behavioral C-Based Synthesis and Verification with CyberWorkBench

Taping out commercial chips since 1993





<u>Video</u>



Verification with CWB

- Untimed:
 - Original C compilation
 - Data type simulation
- Timed
 - Cycle-accurate model generator
 - cmscgen
 - RTL testbench generator
 - tbgen








Cycle-Accurate Simulation


- Generates SystemC model that replicates the behavior of the Verilog code cycle-accurately
- Takes as input result of HLS scheduling phase (_C.IFF)
- Benefits:
 - Is compilable using g++ (no RTL simulator is needed)
 - Faster than RTL simulation
- Test-vectors
 - Cycle-level vectors (.clv files)
 - Transaction-level vectors (.tlv files)
 - Random
 - One file required for each port
- Unselect : compare output value with expected scenario to enable all options





Cycle-Accurate Model Overview


- Input to model generator
 - Scheduled CDFG (before binding stage) (C.IFF)
- Outputs
 - C/C++SystemC cycle accurate model
 - Makefile
 - SystemC testbench (optional)
- ~10-100x faster than synthesizable RTL
 - Lack of pin accurate details
 - Data types (bw) determined statically



C/SystemC



Cycle-Accurate Models





CWB – Testbench Generator

- CWB comes with an automatic testbench generator
- The testbench reads untimed inputs/outputs from a text file with extension .clv or .tlv
- Each IO should have a file with its name and .clv or .tlv extension
- clv vs. tlv files
 - Clv: Cycle-level vectors
 - Tlv: Transaction-level vectors



CLV/TLV files

Every IO has to have a .clv or .tlv file
 a.clv./tlv

- <io_name>.clv .e.g.

- in ter(7..0) a; \rightarrow a.clv or a.tlv

- In case that IO is an array. E.g.
 - in ter(0:16) data[8];
 - data_a00.clv, data_a001.clv, etc..

3	
4	
5	
1	
14	
65	
34	




Differences between CLV and TLV files

- The file is <u>EXACTLY the</u>
 <u>same</u>
- In the case of clv file


 Testbench reads EVERY
 clock cycle and passes the
 value to the UUT
- In the case of tlv file

 Testbench reads a value only when needed. How does the TB know when a new value is needed?
- Pay attention to the <u>data</u>
 <u>radix</u>



Valid Signals


- For every IO a single bit signal is generated
- This signal only becomes '1' when:
 - An Input is required
 - A valid out has been generated





Automatic Valid Signal Generation


CWB generates a valid signal for every IO automatically
 Need to specify it as a synthesis option







Importance of tlv files

- Allows the functional verification of the module
- Not intended to be part of the final design
- CLV files require the appending of 0's every time the latency of the circuit changes. E.g.










Random Inputs


- In case of random inputs
 - Need to specify how many
 - Cannot compare against expected output
- Advantages and disadvantages of selecting
 - Show to standard output
 - Output to file "sim.res"





Manual TB Generation

In cycleaccurate model generation \rightarrow Testbench \rightarrow From user function \rightarrow create separate testbench file





Manual TB Generation


New file with empty TB is generated

```
ave8_C.cpp(ave8) (Read Only) @ ave8_C.h(ave8) (Read Only) @ tb_manual_ave8.cpp(ave8) @
                                                                                                                                          #define CYSIM_IMPL_ave8
                                                                                                                                           #include "ave8 C.h"
           Project
Instance
                                                                                                                                          #include <cwb trace.h>
Search item
                                                                                                                                     5
                                                                                    FU Constraints
                                                                                                  MEM Constraints
                                                                    Synthesis Mode
                                                                                                                   Time *
name
                                                                                                                                          ave8 test::input method()
    🖶 🦳 logic_synthesis_work
       9
    in simulation work
                                                                                                                                    10
                                                                                                                                               // <<- INPUT HERE ->> in0
       □ ave8_cycle
                                                                                                                                    11
                                                                                                                                    12
           13
               --- III Makefile.GNU
                                                                                                                   2018
                                                                                                                                    14
                 · □ ave8_C.cpp
                                                                                                                   2018
                                                                                                                                    15
                                                                                                                                    16
                 III ave8 C.h
                                                                                                                   2018
                                                                                                                                    17
                  tb_manual_ave8.cpp
```



Simulation Results

- Text files
- VCD (value change dump)






Model Generators Outputs

- Model generator:
 - SystemC model
 - Makefile
- Needed files
 - Pattern files (.clv/.tlv)
- After compiling and executing
 - VCD, .res, terminal
- VCD file can be opened with third party VCD viewer, e.g., GTKwave








Cycle-Accurate Simulation Enhancements

- printf' style debugging capability
- Runtime verification of 'assert' condition



Cycle-accurate simulation


```
🚾 コマンド ブロンブト
                                                                           _ 🗆 ×
              7800000 ps: INST[1]:[ST1_04]:(R): 5
              7800010 ps:INST[1]:[ST1_04]
              8200000 ps:INST[1]:[ST1_04]
              8600000 ps: INST[1]:[ST1_03]:(R)
DUMP:
              8900000 ps:INST[1]:[ST1 06
DUMP:
DUMP:
              9400000 ps:INST[1]:[ST1_05]
              10500000 ps:INST[1]:[ST1_06]:(R):
             11000000 ps: INST[1]:[ST1 05]:(R)
 ystemC: simulation stopped by user.
 :XprojYCyberYws4Yws5Ytest2Ypj1Ysimulatio
                                             Timing and variable
```

value dumped at the console



Manual TB Generation

In cycleaccurate model generation \rightarrow Testbench \rightarrow From user function \rightarrow create separate testbench file





Manual TB Generation

New file with empty TB is generated


```
ave8_C.cpp(ave8) (Read Only) @ ave8_C.h(ave8) (Read Only) @ tb_manual_ave8.cpp(ave8) @
                                                                                                                                           #define CYSIM_IMPL_ave8
                                                                                                                                           #include "ave8 C.h"
           Project
Instance
                                                                                                                                           #include <cwb trace.h>
Search item
                                                                                                                                     5
                                                                                   FU Constraints
                                                                                                  MEM Constraints
                                                                    Synthesis Mode
                                                                                                                   Time *
name
                                                                                                                                          ave8 test::input method()
    🖶 🦳 logic_synthesis_work
       9
    🚊 🦳 simulation_work
                                                                                                                                    10
                                                                                                                                               // <<- INPUT HERE ->> in0
       □ ave8_cycle
                                                                                                                                    11
                                                                                                                                    12
           13
               --- III Makefile.GNU
                                                                                                                   2018
                                                                                                                                    14
                 · □ ave8_C.cpp
                                                                                                                   2018
                                                                                                                                    15
                                                                                                                                    16
                 III ave8 C.h
                                                                                                                   2018
                                                                                                                                    17
                  tb_manual_ave8.cpp
```




Creating a Debuggable Model

In Simulation scenario options

Generate Debug Model








Starting Debugger

- Right-click on simulation folder → debugger start
 OR
- On toolbar









Debugging Options

- Restart
- Step
- Run



Instance Viewer


Click on new pane → opens instance viewer





Setting breakpoints


Right-click on line number of instance viewer
 insert
 breakpoint






Start Debugging

- Click on start debugging
- Stops at breakpoint
- Highlights lines of code executed concurrently




Stepping

- Click on step
- Cycle count and FSM change
- New lines of code higlighted




Debugger+ Waveform Viewer

Click on waveform button on toolbar



Debugger+ Waveform Viewer


- Specify signals to be traced (click on instance hiearcy)
- Specify name of VCD file to dump signals





Tracing Internal Signals

- Instance hierarchy → signals → add
- DON'T FORGET → Click "Output Start" to start dumping VCD File





Dump new VCD


- Step through debugger
- Every time the VCD file should be updated → click → write VCD file icon on toolbar






Updating Waveform

- 1. Advance debugger
- 2. Write/update VCD file
- 3. Reload open VCD viewer
- 4. Re-size VCD viewer




CWB Debugger Video






RTL Simulation

- Same process as for cycle-accurate simulation
- Takes as inputs also .clv and .tlv files









Select Inputs

- Need to specify which third part RTL simulator to use
- Random
- From pattern file (clv/tlv)
- Data radix







RTL Testbench

- Generates the RTL testbench
- Script to run RTL simulator (based on simulator selected)

CWB - Simulation setting main - ave8_rtl(/ave8_lab/ave8)

E.g., vr_iverilog.bat







Conclusions

- CyberWorkBench
 - Parsers
 - Cpars
 - Bdlpars
 - Scpars
 - Bdltran
 - Clock period (-c)
 - Scheduling mode (-s, -sN, -Zzpipeline)
 - RTL generator
 - Veriloggen
 - Vhdlgen
 - Logic Synthesis using third party tools
 - Synopsys DC
 - Intel Quartus
 - Verification
 - Cycle-accurate model generator (cmscgen)
 - Makefile generator (mkmfsim)
 - .clv and .tlv files
 - Source code debugger
 - RTL testbench generator (tbgen)

