




ALTERA Cyclone V SoC Development & Education Board (DE1-SoC)

PAGE	CONTENT	PAGE	CONTENT
1	Cover Page	16	ADV7123 VGA
2	Block Diagram	17	ADV7180 Video Decoder
3	FPGA BANK 3, BANK 4	18	Audio CODEC
4	FPGA BANK 5, BANK 6	19	7-Segment Display, LED
5	FPGA BANK 7, BANK 8	20	FPGA BUTTON, Switch
6	FPGA Clocks, GND	21	ADC, PS2, IR Tx, IR Rx
7	FPGA Configuration	22	2-port USB Host
8	FPGA Decoupling	23	1 Gigabit Ethernet
9	FPGA Power	24	USB to Dual UART, SD CARD
10	USB Blaster II 1	25	Accelerometer, LTC Connector
11	USB Blaster II 2, JTAG Chain	26	I2C Multiplexer, HPS BUTTON, HPS LED
12	GPIO 0	27	Power - 1.1V
13	GPIO 1	28	Power - 5V, 3.3V
14	SDRAM, HPS QSPI Flash, FPGA QSPI Flash	29	Power - 9V, 2.5V, 1.5V
15	HPS DDR3 SDRAM	30	Power - 1.2V, 1.8V, DDR3 VREF, DDR3 VTT






U20-9

Bank 3 VCCIO = 3.3V

Bank 3A

Bank 3B



IO_3A/PR_ERROR/DIFFIO_RX_B7P

IO_3A/PR_DONE/DIFFIO_RX_B7N

IO_3A/DIFFIO_TX_B8P/DQ1B

IO_3A/PR_READY/DIFFIO_TX_B8N/DQ1B

IO_3A/DIFFIO_TX_B8P/DQ2B

IO_3A/DIFFIO_TX_B9N

IO_3A/DIFFIO_RX_B10P/DQ2B

IO_3A/DIFFIO_RX_B10N/DQ2B

IO_3A/DIFFIO_RX_B11P/DQ2B

IO_3A/DIFFIO_RX_B11N/DQ2B

IO_3A/DIFFIO_TX_B12P

IO_3A/DIFFIO_TX_B12N/DQ2B

IO_3A/DIFFIO_TX_B13P/DQ2B

IO_3A/DIFFIO_TX_B13N/DQ2B

IO_3A/DIFFIO_RX_B14P/DQ2B

IO_3A/DIFFIO_RX_B14N/DQ2B

IO_3A/DIFFIO_RX_B15P

IO_3A/DIFFIO_RX_B15N

IO_3A/DIFFIO_TX_B16P/DQ2B

IO_3A/DIFFIO_TX_B16N/DQ2B

IO_3B/DIFFIO_TX_B17P/DQ3B

IO_3B/DIFFIO_TX_B17N

IO_3B/DIFFIO_RX_B18P/DQ3B

IO_3B/DIFFIO_RX_B18N/DQ3B

IO_3B/DIFFIO_RX_B19P/DQ3B

IO_3B/DIFFIO_RX_B19N/DQ3B

IO_3B/DIFFIO_TX_B20P

IO_3B/DIFFIO_TX_B20N/DQ3B

IO_3B/DIFFIO_TX_B21P/DQ3B

IO_3B/DIFFIO_TX_B21N/DQ3B

IO_3B/DIFFIO_RX_B22P/DQ3B

IO_3B/DIFFIO_RX_B22N/DQ3B

IO_3B/DIFFIO_RX_B23P

IO_3B/DIFFIO_RX_B23N

IO_3B/DIFFIO_TX_B24P/DQ3B

IO_3B/DIFFIO_TX_B24N/DQ3B

IO_3B/DIFFIO_TX_B25P/DQ4B/B_WEN

IO_3B/DIFFIO_TX_B25N/GND

IO_3B/DIFFIO_RX_B26P/DQ4B/B_A_15

IO_3B/DIFFIO_RX_B26N/DQ4B/B_A_14

IO_3B/DIFFIO_RX_B27P/DQ54B/B_CSN_0

IO_3B/DIFFIO_RX_B27N/DQ54B/B_CSN_1

IO_3B/DIFFIO_TX_B28P/B_A_12

IO_3B/DIFFIO_TX_B28N/DQ4B/B_A_13

IO_3B/DIFFIO_TX_B29P/DQ4B/B_A_10

IO_3B/DIFFIO_TX_B29N/DQ4B/B_A_11

IO_3B/DIFFIO_RX_B30P/DQ4B/B_A_8

IO_3B/DIFFIO_RX_B30N/DQ4B/B_A_9

IO_3B/DIFFIO_TX_B32P/DQ4B/B_CASN

IO_3B/DIFFIO_TX_B32N/DQ4B/B_RASN

IO_3B/DIFFIO_TX_B33P/DQ5B/B_BA_0

IO_3B/DIFFIO_TX_B33N/GND

IO_3B/DIFFIO_RX_B34P/DQ5B/B_BA_1

IO_3B/DIFFIO_RX_B34N/DQ5B/B_BA_2

IO_3B/DIFFIO_RX_B35P/DQ5B/B_CK

IO_3B/DIFFIO_RX_B35N/DQ5B/B_CKN

IO_3B/DIFFIO_TX_B36P/B_A_6

IO_3B/DIFFIO_TX_B36N/DQ5B/B_A_7

IO_3B/DIFFIO_RX_B38P/DQ5B/B_A_4

IO_3B/DIFFIO_RX_B38N/DQ5B/B_A_5

IO_3B/DIFFIO_TX_B40P/DQ5B/B_A_0

IO_3B/DIFFIO_TX_B40N/DQ5B/B_A_1

AG10 DRAM_DQ5

AH9 DRAM_DQ1T

AF11 14 DRAM_CAS_N

AG11 14 DRAM_CS_N

AA13 14 DRAM_WE_N

AB13 14 DRAM_LDQM

AK2 21 ADC_SCLK

AK3 21 ADC_DOUT

AJ4 21 ADC_CONVST

AK4 21 ADC_DIN

AE13 14 DRAM_RAS_N

AF13 14 DRAM_BA0

AD14 DRAM_ADDR6

AE14 DRAM_ADDR3

AJ5 DRAM_DQ15

AK6 DRAM_DQ0

AJ6 DRAM_DQ14

AJ7 DRAM_DQ1

AG12 DRAM_ADDR10

AG13 DRAM_ADDR9

AB15 DRAM_ADDR4

AC14 DRAM_ADDR5

AK7 DRAM_DQ2

AK8 DRAM_DQ3

AJ9 DRAM_DQ10

AK9 DRAM_DQ4

AH13 DRAM_ADDR11

AH14 DRAM_ADDR1

AH7 DRAM_DQ13

AH8 DRAM_DQ12

AH10 DRAM_DQ8

AJ10 DRAM_DQ9

AJ11 DRAM_DQ7

AK11 DRAM_DQ6

AA14 KEY0

AA15 KEY1

AK12 14 DRAM_UDQM

AK13 14 DRAM_CKE

AG15 DRAM_ADDR2

AH15 DRAM_ADDR8

AJ14 DRAM_ADDR12

AK14 DRAM_ADDR0

U20-10

Bank 4A VCCIO = 3.3V

GPIO_012 AG16

GPIO_015 AG17

GPIO_018 AE17

GPIO_032 AF18

LEDR0 V16

LEDR1 W16

GPIO_013 AE16

GPIO_014 AF16

GPIO_09 AJ16

GPIO_04 AK16

GPIO_031 AG21

GPIO_022 AH20

GPIO_011 AH17

GPIO_010 AH18

GPIO_034 AG18

GPIO_020 AH19

GPIO_08 AJ17

GPIO_05 AK18

LEDR2 V17

LEDR4 W17

GPIO_07 AJ19

GPIO_06 AK19

GPIO_021 AJ20

GPIO_035 AJ21

GPIO_030 AF19

GPIO_033 AG20

GPIO_123 AG23

GPIO_111 AH24

GPIO_129 AG22

GPIO_128 AH22

GPIO_026 AE18

GPIO_027 AE19

GPIO_01 Y17

GPIO_016 AA18

GPIO_023 AK21

GPIO_126 AK22

GPIO_125 AH23

GPIO_127 AJ22

IO_4A/DIFFIO_TX_B41P/DQ6B/B_DQ_2

IO_4A/RZQ_0/DIFFIO_TX_B41N

IO_4A/DIFFIO_RX_B42P/DQ6B/B_DQ_1

IO_4A/DIFFIO_RX_B42N/DQ6B/B_DQ_0

IO_4A/DIFFIO_RX_B43P/DQ6B/B_DQ_5

IO_4A/DIFFIO_RX_B43N/DQ6B/B_DQ_6

IO_4A/DIFFIO_TX_B44P/B_ODT_0

IO_4A/DIFFIO_TX_B44N/DQ6B/B_DQ_3

IO_4A/DIFFIO_TX_B45P/DQ6B/B_DQ_6

IO_4A/DIFFIO_TX_B45N/DQ6B/B_ODT_1

IO_4A/DIFFIO_RX_B46P/DQ6B/B_DQ_5

IO_4A/DIFFIO_RX_B46N/DQ6B/B_DQ_4

IO_4A/DIFFIO_TX_B48P/DQ6B/B_DM_0

IO_4A/DIFFIO_TX_B48N/DQ6B/B_DQ_7

IO_4A/DIFFIO_TX_B49P/DQ7B/B_DQ_10

IO_4A/DIFFIO_TX_B49N/GND

IO_4A/DIFFIO_RX_B50P/DQ7B/B_DQ_9

IO_4A/DIFFIO_RX_B50N/DQ7B/B_DQ_8

IO_4A/DIFFIO_RX_B51P/DQ7B/B_DQ_5

IO_4A/DIFFIO_RX_B51N/DQ5N9B/B_DQSN_1

IO_4A/DIFFIO_TX_B52P/B_CKE_1

IO_4A/DIFFIO_TX_B52N/DQ7B/B_DQ_11

IO_4A/DIFFIO_TX_B53P/DQ7B/B_DQ_14

IO_4A/DIFFIO_TX_B53N/DQ7B/B_CKE_0

IO_4A/DIFFIO_RX_B54P/DQ7B/B_DQ_13

IO_4A/DIFFIO_RX_B54N/DQ7B/B_DQ_12

IO_4A/DIFFIO_TX_B56P/DQ7B/B_DM_1

IO_4A/DIFFIO_TX_B56N/DQ7B/B_DQ_15

IO_4A/DIFFIO_TX_B57P/DQ8B/B_DQ_18

IO_4A/DIFFIO_TX_B57N/GND

IO_4A/DIFFIO_RX_B58P/DQ8B/B_DQ_17

IO_4A/DIFFIO_RX_B58N/DQ8B/B_DQ_16

IO_4A/DIFFIO_RX_B59P/DQ8B/B_DQ_2

IO_4A/DIFFIO_RX_B59N/DQ8B/B_DQSN_2

IO_4A/DIFFIO_TX_B60P/B_RESETN

IO_4A/DIFFIO_TX_B60N/DQ8B/B_DQ_19

IO_4A/DIFFIO_TX_B61P/DQ8B/B_DQ_22

IO_4A/DIFFIO_TX_B61N/DQ8B/B_GND

IO_4A/DIFFIO_RX_B62P/DQ8B/B_DQ_21

IO_4A/DIFFIO_RX_B62N/DQ8B/B_DQ_20

IO_4A/DIFFIO_RX_B63P/GND

IO_4A/DIFFIO_RX_B63N/GND

IO_4A/DIFFIO_TX_B64P/DQ8B/B_DM_2

IO_4A/DIFFIO_TX_B64N/DQ8B/B_DQ_23

IO_4A/DIFFIO_TX_B65P/DQ9B/B_DQ_26

IO_4A/DIFFIO_TX_B65N/GND

IO_4A/DIFFIO_RX_B66P/DQ9B/B_DQ_25

IO_4A/DIFFIO_RX_B66N/DQ9B/B_DQ_24

IO_4A/DIFFIO_RX_B67P/DQ9B/B_DQ_5

IO_4A/DIFFIO_RX_B67N/DQ9B/B_DQSN_3

IO_4A/DIFFIO_TX_B68P/GND

IO_4A/DIFFIO_TX_B68N/DQ9B/B_DQ_27

IO_4A/DIFFIO_TX_B69P/DQ9B/B_DQ_30

IO_4A/DIFFIO_TX_B69N/DQ9B/GND

IO_4A/DIFFIO_RX_B70P/DQ9B/B_DQ_29

IO_4A/DIFFIO_RX_B70N/DQ9B/B_DQ_28

IO_4A/DIFFIO_RX_B71P/GND

IO_4A/DIFFIO_RX_B71N/GND

IO_4A/DIFFIO_TX_B72P/DQ9B/B_DM_3

IO_4A/DIFFIO_TX_B72N/DQ9B/B_DQ_31

IO_4A/DIFFIO_TX_B73P/DQ10B/B_DQ_34

IO_4A/DIFFIO_TX_B73N/GND

IO_4A/DIFFIO_RX_B74P/DQ10B/B_DQ_32

IO_4A/DIFFIO_RX_B74N/DQ10B/B_DQ_33

IO_4A/DIFFIO_RX_B75P/DQ10B/B_DQ_5

IO_4A/DIFFIO_RX_B75N/DQ10B/B_DQSN_4

IO_4A/DIFFIO_TX_B76P/GND

IO_4A/DIFFIO_TX_B76N/DQ10B/B_DQ_35

IO_4A/DIFFIO_TX_B77P/DQ10B/B_DQ_38

IO_4A/DIFFIO_TX_B77N/DQ10B/GND

IO_4A/DIFFIO_RX_B78P/DQ10B/B_DQ_37

IO_4A/DIFFIO_RX_B78N/DQ10B/B_DQ_36

IO_4A/DIFFIO_RX_B79P/GND

IO_4A/DIFFIO_RX_B79N/GND

IO_4A/DIFFIO_TX_B80P/DQ10B/B_DM_4

IO_4A/DIFFIO_TX_B80N/DQ10B/B_DQ_39

AF20 GPIO_028

AF21 GPIO_029

Y18 GPIO_03

AA19 GPIO_017

AK23 GPIO_124

AK24 GPIO_122

AJ24 GPIO_121

AF23 GPIO_131

AF24 GPIO_130

AC20 GPIO_019

AD19 GPIO_024

AJ26 GPIO_117

AK26 GPIO_118

AG25 GPIO_19

AH25 GPIO_119

AE22 GPIO_132

AE23 GPIO_15

V18 LEDR3

W19 LEDR5

AJ27 GPIO_113

AK27 GPIO_116

AK28 GPIO_115

AK29 GPIO_114

AD20 GPIO_025

AD21 GPIO_133

Y19 LEDR6

AA20 GPIO_134

AG26 GPIO_110

AH27 GPIO_112

AF25 GPIO_17

AF26 GPIO_18

AC22 GPIO_135

AC23 GPIO_13

AA21 GPIO_11


AB21 GPIO_12



AD24 GPIO_14


AE24 GPIO_16

5CSEMA5F31


5CSEMA5F31

 Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	FPGA BANK 3, BANK 4	H
Date:	Tuesday, January 12, 2021	Sheet 3 of 30











USB Blaster








Design Note:
Optional termination resistor
for DCLK

CAD Note:
Place near FPGA DCLK pin








Fix MSEL[4:0]=10010 in AS Fast Mode







Place C394 close to J20/G23 pin




 Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		Title	
Size B		Document Number FPGA Decoupling	
Date:		Tuesday, January 12, 2021	
		Sheet 8 of 30	
		Rev H	





USB Blaster



FPGA JTAG INTERFACE




HPS JTAG INTERFACE





USB B2 CLK 3.10


FX2 RESETn 10



JTAG Chain





Default Setting:
FPGA_EN: ON, RISC-V_EN: OFF




FPGA and RISC-V JTAG Chain Setting


Switch Position	FPGA_EN	RISC-V_EN	JTAG Chain
OFF	OFF	OFF	FPGA and RISC-V: off chain
OFF	ON	OFF	FPGA: on chain, RISC-V: off chain
ON	OFF	ON	FPGA: off chain, RISC-V: on chain
ON	ON	ON	FPGA and RISC-V: on chain



MAX10 10M02SCU169









MAX10 10M02SCU169



MAX10 10M02SCU169




terasic Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	USB Blaster II 2, JTAG Chain	H
Date:	Tuesday, January 12, 2021	Sheet 11 of 30







GPIO 1

GPIO_1[35..0] 3.6




DRAM_DQ[15..0] 3
DRAM_ADDR[12..0] 3,6




QSPI_RESET_N 10
HPS_FLASH_DCLK 5
HPS_FLASH_NCSO 5
HPS_FLASH_DATA[3..0] 5




QSPI_FLASH_SCLK 5
QSPI_FLASH_CEN 5
QSPI_FLASH_DATA[3..0] 5







Note: place a pull down resistor on the FLASH_DCLK wire at the Master








Note: you can only swap the DQ signals within x8 group (e.g. 0-7,8-15,16-23,24-31) on the DDR3 chips

Note: you can swap the signals on the OCT resistor array(include NC pin)




		Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. <i>No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.</i>	
Title			
DE1-SoC Board			
Size B	Document Number HPS DDR3 SDRAM		Rev H
Date:	Tuesday, January 12, 2021	Sheet	15 of 30







HEX0[6..0] 4.7
 HEX1[6..0] 4.7
 HEX2[6..0] 4.6
 HEX3[6..0] 4.7
 HEX4[6..0] 4
 HEX5[6..0] 4.6


LEDRI9..0] 3.4














KEY13_01 3.6
SW19_01 3.7











Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	1 Gigabit Ethernet	H
Date:	Tuesday, January 12, 2021	Sheet 23 of 30


USB to Dual UART



HPS_SD_DATA0	5
HPS_SD_DATA1	5
HPS_SD_DATA2	5
HPS_SD_DATA3	5
HPS_SD_CMD	5
HPS_SD_CLK	5




Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title	
DE1-SoC Board	
Size	Document Number
B	USB to Dual UART, SD CARD
Date:	Tuesday, January 12, 2021
Sheet	24 of 30
Rev	H




HPS Cold Reset


LOW --> NC to/from COM = ON and NO to/from COM = OFF
HIGH --> NC to/from COM = OFF and NO to/from COM = ON




I2C Multiplexer





HPS Warm Reset




HPS User LED




HPS User Button




<div> <div>terasic</div> <div>Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.</div> </div>		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	Power - 5V, 3.3V	H
Date:	Tuesday, January 12, 2021	Sheet 28 of 30




1.2V / 1.1A
Ramp Time = 0.8msec




1.8V / 1.1A
Ramp Time = 1.2 msec



DDR3 VTT, VREF



 Copyright (c) 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	Power - 1.2V, 1.8V, DDR3 VREF, DDR3 VTT	H
Date:	Tuesday, January 12, 2021	Sheet 30 of 30