ALTERA Cyclone V SoC Development & Education Board (DE1-SoC)

PAGE	CONTENT	PAGE	CONTENT		
1	Cover Page	16	ADV7123 VGA		
2	Block Diagram	17	ADV7180 Video Decoder		
3	FPGA BANK 3, BANK 4	18	Audio CODEC		
4	FPGA BANK 5, BANK 6	19	7-Segment Display, LED		
5	FPGA BANK 7, BANK 8	20	FPGA BUTTON, Switch		
6	FPGA Clocks, GND	21	ADC, PS2, IR Tx, IR Rx		
7	FPGA Configuration	22	2-port USB Host		
8	FPGA Decoupling	23	1 Gigabit Ethernet		
9	FPGA Power	24	USB to Dual UART, SD CARD		
10	USB Blaster II 1	25	Accelerometer, LTC Connector		
11	USB Blaster II 2, JTAG Chain	26	I2C Multiplexer, HPS BUTTON, HPS LED		
12	GPIO 0	27	Power - 1.1V		
13	GPIO 1	28	Power - 5V, 3.3V		
14	SDRAM, HPS QSPI Flash, FPGA QSPI Flash	29	Power - 9V, 2.5V, 1.5V		
15	HPS DDR3 SDRAM	30	Power - 1.2V, 1.8V, DDR3 VREF, DDR3 VTT		

Copyright (c) 2013 by Trassic Technologies Inc. Talvan. All rights reserved. All rights reserved. All rights reserved.									
Title									
DE1-SoC Board									
Size	Document Number					Rev			
В	Cover Page					H			
	_								
Date:	Tuesday, January 12, 2021	Sheet	1	of	30				
		- 1							

























































