

# MEC172x Silicon Errata and Data Sheet Clarification

TABLE 1: SILICON IDENTIFICATION

Part Number	Silicon Identifier	Functional Revision A	Functional Revision B <sup>(4)</sup>
MEC1721N-B0-	Device ID <sup>(1)</sup>	0022_27h	0022_27h
I/LJ	Revision ID for Silicon Revision <sup>(2)</sup>	00h	01h
MEC1723N-B0-	Device ID <sup>(1)</sup>	0022_34h	0022_34h
I/SZ	Revision ID for Silicon Revision <sup>(2)</sup>	00h	01h
MEC1723N-F0-	Device ID <sup>(1)</sup>	0022_44h	0022_44h
I/SZ	Revision ID for Silicon Revision <sup>(2)</sup>	00h	01h
MEC1723N-B0-	Device ID <sup>(1)</sup>	0022_37h	0022_37h
I/LJ	Revision ID for Silicon Revision <sup>(2)</sup>	00h	01h
MEC1725N-B0-	Device ID <sup>(1)</sup>	0022_57h	0022_57h
I/LJ	Revision ID for Silicon Revision <sup>(2)</sup>	00h	01h
MEC1727N-B0-	Device ID <sup>(1)</sup>	0022_74h	0022_74h
I/SZ	Revision ID for Silicon Revision <sup>(2)</sup>	00h	01h
MEC1727N-B0-	Device ID <sup>(1)</sup>	0022_77h	0022_77h
I/LJ	Revision ID for Silicon Revision <sup>(2)</sup>	00h	01h

- Note 1: The Device ID is visible as an 8-bit number at Plug and Play Configuration Index 20h.
  - 2: The HW Revision Number is visible as an 8-bit number at Plug and Play Configuration Index 21h.
  - 3: Product Identification System (PIS) is defined in the Product Data Sheet.
  - 4: The Rev B fixes have not been validated with silicon at this time. This is the current expectations.

### TABLE 2: SILICON ISSUE SUMMARY

Module	Feature	Item Number	Issue Summary	Affected Revisions	Affected Revisions (1)
				Α	В
QMSPI Control- ler	SPI Write	1.	API "api_qmspi_flash_cmd" does not write 3rd data byte for SPI Write only operation.	Х	Х
eSPI SAF	Prefetch data	2.	EC may return stale data to a eSPI 64 Byte read access, if prefetch and execute from Cache is enabled at the same time.	Х	Х
PCR	Processor Clock	3.	Processor clock switching may cause a clock glitch.	Х	Х
QMSPI	Shared SPI	4.	The SHD_SPI interface may not work at 96Mhz across all voltage and temperature ranges with sufficient margin.	Х	

# MEC172x

TABLE 2: SILICON ISSUE SUMMARY (CONTINUED)

Module	Feature	Item Number	Issue Summary	Affected Revisions	Affected Revisions
				Α	В
SAF Bridge	Flash memory Sleep	5.	When eSPI Pre-fetch, Flash memory Sleep and Individual sleep enables are enabled together the EC may not enter sleep state	Х	
PCR	JTAG Reset Status	6.	JTAG_RST# status does not reflect correctly on bit 7 of PCR Power Reset Status Register.	Х	
Pads	5VT pad	7.	High leakage current on 5V Tolerant (5VT) pads	Х	
Blinking/Breath- ing LED	LED3	8.	LED3 is on GPIO226 alternate function 1 and not GPIO035 alternate function 4.	Х	
Boot ROM	TAG1 Image Authentication	9.	Boot ROM does not authenticate the TAG1 image after Soft Reset.	Х	
Boot ROM	JTAG Enable	10.	Boot ROM may take a long time to open JTAG port in case of Boot failure.	Х	
Boot ROM	e(UDS) CRC	11.	Boot ROM clears E(UDS) CRC status bit in error when clearing SRAM.	Х	
Boot ROM	Authentication	12.	Boot ROM revokes keys without authentication.	Х	
PCR	VCC_PWRGD Status	13.	VCC_PWRGD status bit does not reflect the VCC_PWRGD pin status	Х	Х
EC Subsystem	Crypto	14.	Crypto operations grab very high AHB bus bandwidth making other applications wait till Crypto operations are over.	Х	Х
CACHE Control- ler	CACHE	15.	The Cache Controller is not enabled in these parts	Х	Х
ADC	Gain Error	16.	Analog to Digital converter Gain Error correction	Х	Х
QMSPI	LDMA TX	17.	Local DMA TX channel needs Block Soft reset after every transfer	Х	Х

### Silicon Errata Issues

### 1. Module: QMSPI Controller

### **DESCRIPTION**

 $API\ "api\_qmspi\_flash\_cmd"\ does\ not\ write\ 3rd\ data\ byte\ for\ SPI\ Write\ only\ operation.$ 

While initiating a flash command with only transmit function (write) and having more than 3 bytes, API "api\_qmspi\_flash\_cmd" fails to transmit the third byte.

### **END USER IMPLICATIONS**

While initiating a flash command with only transmit function (SPI Flash memory write) and having more than 3 bytes, API "api\_qmspi\_flash\_cmd" fails to transmit the third byte. This issue is only observed while running the QMSPI block at 12MHz clock frequency or lower. The CLIB/PLIB collateral will have a recommended solution for this issue as a PLIB function.

### 2. Module: eSPI SAF Block

### DESCRIPTION

EC may return stale data to a eSPI 64 Byte read access, if prefetch and execute from Cache is enabled at the same time.

if a flash is being modified over eSPI and verified 64 bytes at a time, and if the Prefetch feature and the new Cache feature are both active, eSPI may return stale data from before the Write was performed.

### **END USER IMPLICATIONS**

User may not be able to use the exact below sequence.

Program aligned 64 bytes, Read back the same 64 bytes, Program next 64 bytes, Read back these 64 bytes.

### **Work Around**

Only the above described sequence is affected when eSPI 64 Byte read access to the previously written location is done with Prefetch and execute from Cache enabled at the same time. It is recommended that eSPI read some other address in between Write and Read to the same 64 Byte address or read the same 64 Byte address twice.

### 3. Module: PCR Block

### **DESCRIPTION**

Processor clock switching may cause a clock glitch.

Glitch on the clock may corrupt the instruction and data fetch from the memory.

#### **END USER IMPLICATIONS**

Processor may end up in unknown state.

#### Work Around

The above problem can be completely avoided by using 4 NOP instruction before and after the processor clock switch instruction followed by Data and Instruction Barrier instruction as shown in the sample code below.

```
__nop; __nop; __nop; __nop;
(*(unsigned char*) 0x4008_0104 = Clock Divide value;
__nop; __nop; __nop; __nop;
__DSB(); // Data instruction barrier to complete any write before the next instruction ISB(); //Instruction barrier to complete the instruction and to flush the pipe
```

### 4. Module: QMSPI Block

### **DESCRIPTION**

The SHD SPI interface may not work at 96Mhz across all voltage and temperature ranges with sufficient margin.

#### **END USER IMPLICATIONS**

When used at 96MHz, the Shared SPI interface (SHD\_\* pins) may not transfer data properly at 96MHz across all voltage and temperature ranges.

### **Work Around**

For Rev A parts, 96Mhz on Shared SPI interface should not be used for production.

### 5. Module: SAF Bridge Block

### DESCRIPTION

When eSPI Pre-fetch, Flash memory sleep and Individual block sleep enables are enabled together the EC may not enter sleep state.

### **END USER IMPLICATIONS**

When eSPI Pre-fetch, Flash memory sleep and Individual block sleep enables are enabled together the EC may not enter sleep state and continue to consume normal power.

### **Work Around**

This problem can be solved by using Sleep All bit instead of Individual block sleep enable bits.

### 6. Module: PCR Block

#### DESCRIPTION

JTAG\_RST# status does not reflect correctly on bit 7 of PCR Power Reset Status Register.

### **END USER IMPLICATIONS**

Raw JTAG RESET pin (JTAG\_RST#) status does not reflect correctly on bit 7 of PCR Power Reset Status Register. This bit status should not be used to determine the JTAG\_RST# pin status by the application code.

### **Work Around**

Currently there is no workaround for this problem.

### 7. Module: Pads Block

#### DESCRIPTION

High leakage current on 5V Tolerant (5VT) pads.

### **END USER IMPLICATIONS**

5V-tolerant (5VT) pads show leakage of about 12uA at room when applying 5V with all VTRs down.

### **Work Around**

There is no workaround for this issue in Rev A.

### 8. Module: Blinking/Breathing LED Block

### **DESCRIPTION**

LED3 is on GPIO226 alternate function 1 and not GPIO035 alternate function 4.

#### **END USER IMPLICATIONS**

LED3 is on alternate function 1 on GPIO226.

#### **Work Around**

LED3 is not on GPIO0035 alternate function 4. LED3 is on alternate function 1 on GPIO226 in Rev A parts. This needs to be considered for PCB design.

### 9. Module: Boot ROM Block

### **DESCRIPTION**

Boot ROM does not authenticate the TAG1 image after Soft Reset, if the key hash Blob was authenticated previously.

### **END USER IMPLICATIONS**

When Boot ROM validates a key hash blob, it sets an associated flag in a scratch register to indicate that the blob was checked. If a "checked" flag is already set following a soft reset, the Boot ROM will not use the associated key hash blob to authenticate a TAGx image.

### **Work Around**

There is no workaround for this issue in Rev A.

### 10. Module: Boot ROM Block

### DESCRIPTION

Boot ROM may take a long time to open JTAG port in case of Boot failure.

### **END USER IMPLICATIONS**

By default at Power On Reset (POR) the JTAG port is disabled and locked. When Boot ROM runs the final Boot exit sequence, it enables the JTAG port if Debug is enabled through the OTP bit. In case of Boot failure, the Boot ROM may try up to 15 attempts to authenticate, decrypt and load the application image taking considerable time. In case power sequencing feature is enabled through OTP, there may be even longer delay or wait for power up event, before JTAG port is enabled.

### **Work Around**

If the JTAG port is not been opened up and power sequencing feature is enabled in the part, please ensure all Power sequencing event complete as expected. There is no workaround for this issue in Rev A parts. This issue is fixed in Rev B.

### 11. Module: Boot ROM

### DESCRIPTION

Boot ROM clears E(UDS) CRC status bit in error when clearing SRAM.

### **END USER IMPLICATIONS**

Application code does not know if the E(UDS) value stored in the read/write locked OTP memory has been altered from its original programmed value.

### **Work Around**

None. There is no fix for this problem in Rev A parts, however it is fixed in Rev B parts.

### 12. Module: Boot ROM

### **DESCRIPTION**

Boot ROM only set the authentication status bits if authentication is enabled and the authentication check fails. These bits are not set when:

- · Authentication enabled and authentication passes.
- · Authentication disabled and the hash integrity check fails.

### **END USER IMPLICATIONS**

If authentication is not enabled, the authentication status of both images is unknown. User must not use these bits when authentication is disabled.

#### **Work Around**

We have common status bit which will tell which TAG image has been loaded for images with integrity check.

### TABLE 3: ROM ACTION FLAG 64 BITS TOTAL (0X1F4)

Bit Number	Description
27	RLOG_LOAD_FROM_TAG0
28	RLOG_LOAD_FROM_TAG1

There is no fix for this problem in Rev A parts, however it is fixed in Rev B parts.

### 13. Module: PCR Block

### DESCRIPTION

VCC\_PWRGD status at bit[2] in PCR Power Reset Status Register does not give the value of VCC\_PWRGD pin.

### END USER IMPLICATIONS

VCC\_PWRGD status at bit[2] in PCR Power Reset Status Register at offset 0x10 in PCR block does not give the status of VCC\_PWRGD pin. If the EC application code waits for this bit to be asserted before asserting PWR\_INV bit, the code will not proceed further.

### **Work Around**

VCC\_PWRGD is on GPIO057 (GPIO057/VCC\_PWRGD). The workaround is to read the GPIO input register of GPIO057 in place of VCC PWRGD status. This will give the value of VCC PWRGD pin.

### 14. Module: EC Subsystem Block

### DESCRIPTION

Crypto operations grab very high AHB bus bandwidth making other applications wait till Crypto operations are over.

### **END USER IMPLICATIONS**

The Crypto block grabs the complete bandwidth of the internal AHB bus when in operation. To make sure optimal bus utilization and system performance when Crypto operation are running, the bandwidth of the Crypto operation has to be limited.

#### **Work Around**

Program 0x0500 at register offset 0x58 in EC Subsystem for proper system performance while Crypto operations are running. This will ensure that there is sufficient AHB bandwidth for other high speed peripheral to share the AHB bus while Crypto operations are being executed.

### 15. Module: CACHE Controller Block

### **DESCRIPTION**

The Cache Controller is not enabled in these parts.

### **END USER IMPLICATIONS**

Cache Controller is not enabled in MEC172x parts. User should not use Cache Controller for this family of parts.

#### **Work Around**

There is currently no workaround for this.

### 16. Module: Analog to Digital converter Gain Error Correction

### DESCRIPTION

VREF observed at ADC input is less than VREF applied to external pin and requires correction in ADC calculations.

### **END USER IMPLICATIONS**

Real internal VREF is less then external one. This causes gain error.

#### **Work Around**

For all measurements, 10 or 12 bit ADC, VREF value has to be corrected by application code as below.

VREF\_ACTUAL = VREF- VREF/Alpha, where VREF\_ACTUAL is the actual ADC reference. Rounding of VREF\_ACTUAL to the nearest allowable precision digit should be done as the last step before substituting the value in the below equation to calculate the input voltage.

VREF is the external ADC reference.

Input Voltage =  $(ADC Reading + [Beta])*(VREF\_ACTUAL)/((2^res)-1)$  where res = 10 or 12, respectively, depending on bit resolution used.

TABLE 4: ALPHA AND BETA VALUE FOR ADC READING CORRECTION

Vref	Alpha	Beta for 10 bit resolution	Beta for 12 bit resolution
3.3V	0x86	1	3
3.0V	0x10E	1	3

### 17. Module: QMSPI LDMA TX Channel Requires Soft Reset After Every Transfer

### DESCRIPTION

The QMSPI LDMA TX Channel has a corner case where the transfer may not happen on the SPI bus. This condition only occurs for the FW initiated QMSPI LDMA TX Channel and does not affect any other transfer from any other source.

### **END USER IMPLICATIONS**

When the error condition happens, the transfer does not happen on the SPI bus and there is no indication of this error to the EC.

### **Work Around**

The QMSPI LDMA TX requires soft reset after every transfer to reset all the internal variables. This would mean that all the registers will have to be reprogrammed after soft reset. Our recommendation is to save and restore the following QMSPI registers after every soft reset: Mode, Interface Control, CS Timing, Mode ALT1, TAPS, TAPS ADJ, TAPS CTRL. These registers do not change for every transaction. All other registers will need to be reprogrammed.

### **Data Sheet Clarifications**

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet.

**Note:** Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

### TABLE 5: DATA SHEET CLARIFICATION SUMMARY

Module	Item Number	Issue Summary
Boot ROM	1.	In MEC172x ROM description addendum TABLE 5-5: FIRMWARE IMAGE HEADER FORMAT, in Byte "0x14 to 0x17", Bits [5:0] should be read as Bits [6:0]
ARM M4F	2.	ARM M4F base address is 0xE000ED00 and is incorrect in Table 3-5 in the data sheet.

### 1. Module: Boot ROM

In the MEC172x ROM description addendum document TABLE 5-5: FIRMWARE IMAGE HEADER FORMAT, in "Byte 0x14 to 0x17" row "Bits [5:0] must be 0" should be read as "Bits [6:0] must be 0" so as to be evenly divisible by 128.

### 2. Module: ARM M4F

ARM M4F module base address and registers mentioned in Table 3-5 REGISTER MAP are incorrect. The correct addresses of the registers are given in the below table.

TABLE 3-5 REGISTER MAP

Block	Instance	Register	Host Type	Register Address
ARM M4F	0	Auxiliary_Control		E000E008
ARM M4F	0	SystemTick_Ctrl_Status		E000E010
ARM M4F	0	SystemTick_Reload_Value		E000E014
ARM M4F	0	SystemTick_Current_Value		E000E018
ARM M4F	0	SystemTick_Calibration_Value		E000E01C
ARM M4F	0	CPU_ID		E000ED00
ARM M4F	0	Interrupt_Ctl_and_State		E000ED04
ARM M4F	0	Vector_Table_Offset		E000ED08
ARM M4F	0	Application_Interrupt_and_Reset_Ctl		E000ED0C
ARM M4F	0	System_Ctl		E000ED10
ARM M4F	0	Config_and_Ctl		E000ED14
ARM M4F	0	System_Handler_Priority1		E000ED18
ARM M4F	0	System_Handler_Priority2		E000ED1C
ARM M4F	0	System_Handler_Priority3		E000ED20
ARM M4F	0	System_Handler_Ctl_and_State		E000ED24
ARM M4F	0	Configurable_Fault_Status		E000ED28
ARM M4F	0	Hard_Fault_Status		E000ED2C
ARM M4F	0	Debug_Fault_Status		E000ED30
ARM M4F	0	Debug_Halting_Ctl_and_Status		E000EDF0
ARM M4F	0	Debug_Core_Register_Selector		E000EDF4
ARM M4F	0	Debug_Core_Register_Data		E000EDF8
ARM M4F	0	Debug_Exception_and_Monitor_Ctl		E000EDFC
ARM M4F	0	Bus_Fault_Address		E000ED38

Block	Instance	Register	Host Type	Register Address
ARM M4F	0	Auxiliary_Fault_Status		E000ED3C
ARM M4F	0	Processor_Feature0		E000ED40
ARM M4F	0	Processor_Feature1		E000ED44
ARM M4F	0	Debug_Features0		E000ED48
ARM M4F	0	Auxiliary_Features0		E000ED4C
ARM M4F	0	Memory_Model_Feature0		E000ED50
ARM M4F	0	Memory_Model_Feature1		E000ED54
ARM M4F	0	Memory_Model_Feature2		E000ED58
ARM M4F	0	Memory_Model_Feature3		E000ED5C
ARM M4F	0	Instruction_Set_Attributes0		E000ED60
ARM M4F	0	Instruction_Set_Attributes1		E000ED64
ARM M4F	0	Instruction_Set_Attributes2		E000ED68
ARM M4F	0	Instruction_Set_Attributes3		E000ED6C
ARM M4F	0	Instruction_Set_Attributes4		E000ED70
ARM M4F	0	Coprocessor_Access_Ctl		E000ED88
ARM M4F	0	Software_Triggered_Interrupt		E000EF00

# **MEC172x**

## APPENDIX A: DOCUMENT REVISION HISTORY

Revision	Description
DS80000913B (01-21-21)	Added Data Sheet Clarification 2. for ARM M4F module base address and registers mentioned in Table 3-5. Revision ID changed from 0x82 to 0x00 for Functional Revision A and 0x82 to 0x01 for Functional Revision B in Table 1.
DS80000913A (10-22-20)	Added Errata 16. for ADC Gain Error Correction.
	Added Errata 17. for QMSPI LDMA TX
	Added MEC1727N-B0-I/SZ and MEC1727N-B0-I/LJ packages.
	Added Errata 15. and removed MEC1723N-P0-I/9Y package.
	Added Errata 14.
	Added Errata 4. to 13.
	Initial release.

### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at <a href="www.microchip.com">www.microchip.com</a>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
  guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- · Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://www.microchip.com/support

# MEC172x

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- · Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
  mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are
  committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection
  feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or
  other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamlQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

All other trademarks mentioned herein are property of their respective companies.

© 2020-2021, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 9781522474555

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# **Worldwide Sales and Service**

### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983 Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

**China - Chongqing** Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

**China - Guangzhou** Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

**China - Shanghai** Tel: 86-21-3326-8000

China - Shenyang

Tel: 86-24-2334-2829 China - Shenzhen

Tel: 86-755-8864-2200

**China - Suzhou** Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770

**Korea - Daegu** Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

**Austria - Wels** Tel: 43-7242-2244-39

Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910

Fax: 45-4485-2829

**Finland - Espoo** Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

**Israel - Ra'anana** Tel: 972-9-744-7705

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

**Poland - Warsaw** Tel: 48-22-3325737

**Romania - Bucharest** Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Gothenberg** Tel: 46-31-704-60-40

**Sweden - Stockholm** Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820