
Keyboard and Embedded Controller for Notebook PC

Operating Conditions

- Operating Voltages: 3.3 V and 1.8 V
- Operating Temperature Range: -40 °C to 85 °C

Low Power Modes

- Chip is designed to always operate in Lowest Power state during Normal Operation
- Supports all 5 ACPI Power States for PC platforms
- Supports 2 Chip-level Sleep Modes: Light Sleep and Heavy Sleep
 - Low Standby Current in Sleep Modes

ARM® Cortex-M4F Embedded Processor

- Programmable clock frequency up to 48 MHz
- Fixed point processor
- Single 4GByte Addressing Space
- Nested Vectored Interrupt Controller (NVIC)
 - Maskable Interrupt Controller
 - Maskable hardware wake up events
 - 8 Levels of priority, individually assignable by vector
- EC Interrupt Aggregator expands number of Interrupt sources supported or reduces number of vectors needed
- Complete ARM® Standard debug support
 - JTAG-Based DAP port, comprised of SWJ-DP and AHB-AP debugger access functions

Memory Components

- 480KB Code/Data SRAM
 - 416KB optimized for code performance
 - 64KB optimized for data performance
- 128 Bytes Battery Powered Storage SRAM
- 4K bits OTP
 - In circuit programmable
- ROM
 - Contains Boot ROM
 - Contains Runtime APIs for built-in functions
 - 224 KB of ROM space
- 8KB Internal EEPROM (Available Only in MEC1753)
- 512K Byte Internal SPI (Available Only in MEC1757)

Clocks

- 192 MHz Internal PLL
- 32 kHz Clock Sources
 - Internal 32 kHz silicon oscillator
 - External 32 kHz crystal (XTAL) source
 - External single-ended 32 kHz clock source

Package Options

- 82 pin WFBGA
- 128 pin VTQFP
- 144 pin WFBGA
- 176 pin WFBGA

Security Features

- Boot ROM Secure Boot Loader
 - Hardware Root of Trust (RoT) using Secure Boot and Immutable code
 - Supports 2 Code Images in external SPI Flash (Primary and Fall back image)
 - Authenticates SPI Flash image before loading
 - Support AES-256 Encrypted SPI Flash images
- Hardware Accelerators:
 - Multi purpose AES Crypto Engine:
 - Support for 128-bit - 256-bit key length
 - Supports Battery Authentication applications
 - Digital Signature Algorithm Support
 - Support for ECDSA and EC_KCDSA
 - Cryptographic Hash Engine
 - Support for SHA-1, SHA-256 to SHA-512
 - Public Key Crypto Engine
 - Hardware support for RSA and Elliptic Curve asymmetric public key algorithms
 - RSA keys length of 1024 to 4096 bits
 - ECC Prime Field keys up to 571 bits
 - ECC Binary Field keys up to 571 bits
 - Microcoded support for standard public key algorithms
 - OTP for storing Keys and IDs
 - Lockable on 32 B boundaries to prevent read access or write access
 - True Random Number Generator
 - 1 Kbit FIFO

- JTAG Disabled by default

System Host interface

- Enhanced Serial Peripheral Interface (eSPI)
 - Intel eSPI Specification compliant
 - eSPI Interface Base Spec, Intel Doc. #327432-004, Rev. 1.0.
 - eSPI Compatibility Spec, Intel Doc. #562633, Rev. 0.6
 - Support for Controller Attached Flash Sharing (CAFS)
 - Support for Target Attached Flash Sharing (TAFS)
 - Supports all four channels:
 - Peripheral Channel
 - Virtual Wires Channel
 - Out-of-Band (OOB) Tunneled Message Channel
 - Run-time Flash Access Channel
 - Supports EC Bus Controller to Host Memory
 - Supports up to 66 MHz maximum operating frequency
- RPMC Support
 - Support Two RPMC flashes
- System to EC Message Interface
 - Three Embedded Memory Interfaces
 - Provides Two Windows to On-Chip SRAM for Host Access
 - Two Register Mailbox Command Interface
 - Mailbox Registers Interface
 - Thirty-two 8-bit registers
 - Two Register Mailbox Command Interfaces
 - Two Register SMI Source Interfaces
 - Six ACPI Embedded Controller Interfaces
 - Five EC Interfaces
 - One Power Management Interface
- One Serial Peripheral Interface (SPI) Host Controller
 - Dual and Quad I/O Support
 - Flexible Clock Rates
 - Support for 1.8V and 3.3V Target devices
 - SPI Burst Capable
 - SPI Controller Operates with Internal DMA Controller with CRC Generation
 - Mappable to the following ports (only 1 port active at a time)
 - 1 shared SPI Interface
 - 2 General purpose SPI
 - 1 Private SPI Interface
 - 1 In-Chip SPI

- Two General purpose Serial Peripheral Interface (SPI) Controllers
 - One EC driven Full Duplex Serial Communication Interface
 - Flexible Clock Rates
 - SPI burst capable
- 8042 Emulated Keyboard Controller
 - 8042 Style Host Interface
 - Port 92 Legacy A20M Support
 - Fast GATEA20 & Fast CPU_RESET
- 18 x 8 Interrupt Capable Multiplexed Keyboard Scan Matrix
 - Optional Push-Pull Drive for Fast Signal Switching
- PECl Interface 3.1
 - Support Intel's low voltage PECl
- Port 80 BIOS Debug Port
 - Two Ports, Assignable to Any eSPI IO Address
 - 24-bit Timestamp with Adjustable Timebase
 - 16-Entry FIFO

Peripheral Features

- Internal DMA Controller
 - Hardware or Firmware Flow Control
 - Firmware Initiated Memory-to-Memory transfers
 - Hardware CRC-32 Generator on Channel 0
 - 20-Hardware DMA Channels support five SMBus Host/Target Controllers, One Quad SPI Controller and Two General purpose SPI Controllers
- I2C/SMBus Controllers
 - 5 I2C/SMBus controllers
 - 1516 Configurable I2C ports
 - Full Crossbar switch allows any port to be connected to any controller
 - Supports Promiscuous mode of operation
 - Fully Operational on Standby Power
 - Multi-Host Capable
 - Supports Clock Stretching
 - Programmable Bus Speeds
 - 1 MHz Capable
 - Supports DMA Network Layer
- I3C Controller
 - One I3C Host Controller
 - One I3C Secondary Controller
 - Supports SDR and DDR Mode
 - 12.5MHz SCL clock
 - Supports IBI and Hot Join
 - Supports PEC generation in Hardware for Private Read/Write Transfer in Active Controller Mode

- Wake on I3C Activity (IBI/Hot Join)
- General Purpose I/O Pins
 - Inputs:
 - Asynchronous rising and falling edge wakeup detection Interrupt High or Low Level
 - Outputs:
 - Push Pull or Open Drain output
 - Programmable power well emulation
 - Pull up or pull down resistor control
 - Automatically disabling pull-up resistors when output driven low
 - Automatically disabling pull-down resistors when output driven high
 - Programmable drive strength
 - Two separate 1.8V/3.3V configurable IO regions
 - Group or individual control of GPIO data
 - Upto 13 Over voltage tolerant GPIO pins
 - Glitch protection and Under-Voltage Protection on all GPIO pins
 - Upto 8 GPIO Pass through ports
- Input Capture and Compare timer
 - Six 32-bit Capture Registers
 - Upto 16 Input Pins (ICTx)
 - Full Crossbar switch allows any port to be connected to any controller
 - 32-bit Free-running timer
 - Two 32-bit Compare Registers
 - Capture, Compare and Overflow Interrupts
- Universal Asynchronous Receiver Transmitter (UART)
 - Three High Speed NS16C550A Compatible UARTs with Send/Receive 16-Byte FIFOs
 - UART0 - Configurable 2-pin/4-pin/8-pin
 - UART1 - Configurable 2-pin/4-pin/8-pin
 - UART2 - Configurable 2-pin/4-pin/8-pin
 - UART3 - Configurable 2-pin/4-pin/8-pin
 - Programmable Main Power or Standby Power Functionality
 - Standard Baud Rates to 115.2 Kbps, Custom Baud Rates to 1.5 Mbps
- Programmable Timer Interface
 - Two 16-bit Auto-reloading Timer Instances
 - 16 bit Pre-Scale divider
 - Halt and Reload control
 - Auto Reload
 - Two 32-bit Auto-reloading Timer Instances
 - 16 bit Pre-Scale divider
 - Halt and Reload control
 - Auto Reload
 - Three Operating Modes per Instance: Timer (Reload or Free-Running) or One-shot.
 - Event Mode is not supported
- 32-bit RTOS Timer
 - Runs Off 32kHz Clock Source
 - Continues Counting in all the Chip Sleep States regardless of Processor Sleep State
 - Counter is Halted when Embedded Controller is Halted (e.g., JTAG debugger active, break points)
 - Generates wake-capable interrupt event
- Watch Dog Timer (WDT)
 - Watchdog reset IRQ vector
- Boot ROM Timer
 - Boot ROM IRQ vector
- Embedded Reset Engine
 - Resets the EC if external VCI_IN0# pin is held low for a programmed time
- Upto 12 Programmable Pulse Width Modulator (PWM) outputs
 - Multiple Clock Rates
 - 16-Bit ON & 16-Bit OFF Counters
- Upto 4 Fan Tachometer Inputs
 - 16 Bit Resolution
- Two RPM-Based Fan Speed Controllers
 - Each includes one Tach input and one PWM output
 - Each includes one Tach input and one PWM output
 - 3% accurate from 500 RPM to 16k RPM
 - Automatic Tachometer feedback
 - Aging Fan or Invalid Drive Detection
 - Spin Up Routine
 - Ramp Rate Control
 - RPM based Fan Control Algorithm
- Breathing LED Interface
 - 4 Blinking/Breathing LEDs
 - Programmable Blink Rates
 - Piecewise Linear Breathing LED Output Controller
 - Provides for programmable rise and fall waveforms
 - Operational in EC Sleep States
- Optional support for Physically Unclonable Function (PUF)
 - 2K Byte memory reserved for PUF.
- PS2 Controller
 - Two PS2 controllers
 - Three PS2 ports
 - Both ports are 5 volt tolerant
- USB 1.1 (MEC1759 only)
- PROCHOT interface with Two instances of the PowerGuard Technology

- Monitor for single assertions or cumulative PROCHOT active time
- Interrupt generation for PROCHOT assertion events
- Support PROCHOT assertions to external CPU
- PowerGuard Technology monitors total system power via dedicated Fast A/D converter
- Two programmable thresholds with hysteresis and filtering for each V_ISYS input
- Integrated with PROCHOT interface to provide CPU throttling
- Fast programmable response on high threshold
- Programmable delayed response on low threshold
- Microchip BC-Link Interconnection Bus
 - One High/Low speed Bus Host controller
- 3 RC-ID ports
 - Single pin interface to External Inexpensive RC circuit
 - Replacement for Multiple GPIOs
 - Provides 8 quantized states on One pin
- Week Alarm Interrupt with 1 Second to 8.5 Year Time-out
- Sub-Week Alarm Interrupt with 0.50 Seconds - 72.67 hours time-out
- 1 Second and Sub-second Interrupts
- VBAT-Powered Control Interface (VCI)
 - Upto 5 Active-low VCI Inputs
 - 1 Active-high VCI Output Pin
 - System Power Present Detection for gating RTC wake events
- Optional filter and latching 36 Battery-Powered General Purpose Output (BGPO) Pins

Debug Features

- 2-pin Serial Wire Debug (SWD) interface
- 4-Pin JTAG interface for Boundary Scan
- 1-Pin ITM interface
- Trace FIFO Debug Port (TFDP)

Analog Features

- ADC Interface
 - 10-bit or 12-bit readings supported
 - ADC Conversion time 500nS/channel
 - Upto 16 Channels
 - External voltage reference
 - Supports thermistor temperature readings
- Two Analog Comparators
 - May be used for Hardware Shutdown
 - Detection of voltage limit event
 - Detection of Thermistor Over-Temp Event

Battery Powered Peripherals

- Real Time Clock (RTC)
 - VBAT Powered
 - 32KHz Crystal Oscillator or External single-ended 32 kHz clock source
 - Time-of-Day and Calendar Registers
 - Programmable Alarms
 - Supports Leap Year and Daylight Savings Time
- Hibernation Timer Interface
 - Two 32.768 KHz Driven Timers
 - Programmable Wake-up from 0.5ms to 128 Minutes
- Week Timer
 - System Power Present Input Pin
 - Week Alarm Event only generated when System Power is Available
 - Power-up Event

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <http://www.microchip.com>
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 GENERAL DESCRIPTION

The MEC175x is a family of low power integrated embedded controller designed for notebook applications storage enclosure platforms. The MEC175x is a highly-configurable, mixed-signal, advanced I/O controller. It contains a 32-bit ARM® Cortex-M4F processor core with closely-coupled memory for optimal code execution and data access. An internal ROM, embedded in the design, is used to store the power on/boot sequence and APIs available during run time. When [VTR_CORE](#) is applied to the device, the secure bootloader API is used to download the custom firmware image from the system's shared SPI Flash device, thereby allowing system designers to customize the device's behavior.

The MEC175x device is directly powered by a minimum of two separate suspend supply planes ([VBAT](#) and VTR) and senses a third runtime power plane (VCC) to provide "instant on" and system power management functions. The MEC175x has one banks of I/O pins that are able to operate at 3.3 V (VTR1), one bank that is 1.8V (VTR3) and one bank that can operate at 3.3V/1.8V (VTR2). Operating at 1.8V allows the MEC175x to interface with the latest platform controller hubs and will lower the overall power consumed by the device, Whereas 3.3V allows this device to be integrated into legacy platforms that require 3.3V operation.

The MEC175x host interface is the Intel® Enhanced Serial Peripheral Interface (eSPI). The eSPI Interface is a 1.8V interface that operates in single, double and quad I/O modes. The eSPI Interface supports all four eSPI channels: Peripheral Channel, Virtual Wires Channel, OOB Message Channel, and Run-time Flash Access Channel. The eSPI hardware Flash Access Channel is used by the Boot ROM to support Controller Attached Flash Sharing (CAFS). In addition, the MEC175x has specially designed hardware to support Target Attached Flash Sharing (TAFS). The eSPI TAFS Bridge imposes Region-Based Protection and Locking security feature, which limits access to certain regions of the flash to specific hosts. There may be one or more hosts (e.g., BIOS, ME, etc) that will access the SAF via the eSPI interface. The ARM® Cortex-M4F processor is also considered a host, which will also have its access limited to EC only regions of SPI Flash as determined by the customer firmware application. The MEC175x secure bootloader authenticates and optionally decrypts the SPI Flash OEM boot image using the AES-256, ECDSA, SHA-512 cryptographic hardware accelerators. The MEC175x hardware accelerators support 128-bit and 256-bit AES encryption, ECDSA and EC_KCDSA signing algorithms, 1024-bits to 4096-bits RSA and Elliptic asymmetric public key algorithms, and a True Random Number Generator (TRNG). Runtime APIs are provided in the ROM for customer application code to use the cryptographic hardware. Additionally, the device offers lockable OTP storage for private keys and IDs.

The MEC175x is designed to be incorporated into low power PC architecture designs and supports ACPI sleep states (S0-S5). During normal operation, the hardware always operates in the lowest power state for a given configuration. The chip power management logic offers two low power states: light sleep and heavy sleep. These features can be used to support S0 Connected Standby state and the lower ACPI S3-S5 system sleep states. In connected standby, any eSPI command will wake the device and be processed. When the chip is sleeping, it has many wake events that can be configured to return the device to normal operation. Some examples of supported wake events are PS2 wake events, RTC, Week Alarm, Hibernation Timer, or any GPIO pin.

The MEC175x offers a software development system interface that includes a Trace FIFO Debug port, a host accessible serial debug port with a 16C550A register interface, a Port 80 BIOS Debug Port, and a 2-pin Serial Wire Debug (SWD) interface. Also included is a 4-wire JTAG interface used for Boundary Scan testing.

The MEC175x also supports eSPI host interface, with Controller Attached Flash and Target Attached Flash Sharing in the 144 pin package.

Note: MEC1757 boots only from the internal SPI.

1.1 Family Features

TABLE 1-1: MEC175X FEATURE LIST

MEC175x Product Features	MEC1753Q-A0-I/SZ	MEC1757Q-A0-I/SZ	MEC1753Q-A0-I/LJ	MEC1757Q-A0-I/LJ	MEC1759-B0-I/LJ
Device ID	0x002934XX	0x0029A4XX	0x002967XX	0x002977XX	0x0029D7XX

MEC175x

MEC175x Product Features	MEC1753Q- A0-I/SZ	MEC1757Q- A0-I/SZ	MEC1753Q- A0-I/LJ	MEC1757Q- A0-I/LJ	MEC1759-B0- I/LJ
JTAG ID	0x02292445	0x02292445	0x02292445	0x02292445	0x02292445
Package	144 WFBGA	144 WFBGA	176 WFBGA	176 WFBGA	176 WFBGA
Total SRAM Options	480KB	480KB	480KB	480KB	480KB
Code/Data Options (Primary Use)	416KB/64KB	416KB/64KB	416KB/64KB	416KB/64KB	416KB/64KB
Battery Backed SRAM	128 bytes	128 bytes	128 bytes	128 bytes	128 bytes
EEPROM Con- troller Supports 8KB	Yes	No	Yes	No	Yes
Internal SPI	No	Yes (512k Bytes)	No	Yes (512k Bytes)	No
Environmental Monitor Con- trol (as MCM)	No	No	No	No	No
Power Guard (Optional)	2	2	2	2	2
Thermal Diode Support	No	No	No	No	No
Prochot Moni- tor input only (Optional)	Yes	Yes	Yes	Yes	Yes
Prochot Moni- tor IO (bidi pin) (Optional)	No	No	Yes	Yes	Yes
CACHE Con- troller	No	No	No	No	No
2 pin SWD	Yes	Yes	Yes	Yes	Yes
4 pin JTAG	Yes	Yes	Yes	Yes	Yes
eSPI Host Interface	Yes	Yes	Yes	Yes	Yes
eSPI SAF Interface	Yes	Yes	Yes	Yes	Yes
GPIO Support through eSPI Virtual Wire	Yes	Yes	Yes	Yes	Yes
RPMC	Yes	Yes	Yes	Yes	Yes
SPI Target (Single Wire Mode)	Yes	Yes	Yes	Yes	Yes
8042 Emu- lated Key- board Controller	Yes	Yes	Yes	Yes	Yes

MEC175x Product Features	MEC1753Q- A0-I/SZ	MEC1757Q- A0-I/SZ	MEC1753Q- A0-I/LJ	MEC1757Q- A0-I/LJ	MEC1759-B0- I/LJ
Embedded Memory Inter- face (EMI)	3	3	3	3	3
Mailbox Regis- ter Interface	1	1	1	1	1
ACPI Embed- ded Memory Controller Interface	5	5	5	5	5
ACPI PM1 Block Interface	1	1	1	1	1
Trace FIFO Debug Port	Yes	Yes	Yes	Yes	Yes
Internal DMA Channels	20	20	20	20	20
16-bit Basic Timer	4	4	4	4	4
32-bit Basic Timer	2	2	2	2	2
16-bit Counter/Timer	4	4	4	4	4
Capture Timer	6	6	6	6	6
ICT Channels	16	16	16	16	16
Compare Timer	2	2	2	2	2
Watchdog Timer (WDT)	1	1	1	1	1
Hibernation Timer	2	2	2	2	2
Week Timer	1	1	1	1	1
Sub Week Timer	1	1	1	1	1
RTC	1	1	1	1	1
RTOS Timer	1	1	1	1	1
Dedicated Bat- tery-Powered General Pur- pose Output (BGPO)	1	1	1	1	1
BGPO Multi- plexed with GPIO's	2	2	5	5	5
Active Low VBAT-Pow- ered Control Interface (VCI)	4	4	5	5	5

MEC175x

MEC175x Product Features	MEC1753Q-A0-I/SZ	MEC1757Q-A0-I/SZ	MEC1753Q-A0-I/LJ	MEC1757Q-A0-I/LJ	MEC1759-B0-I/LJ
Active high VBAT-Powered Control Interface (VCI_OVRD_I N)	1	1	1	1	1
VCI_OUT	1	1	1	1	1
Keyboard Matrix Scan Support	Yes	Yes	Yes	Yes	Yes
Port 80 BIOS Debug Port	2	2	2	2	2
I3C Host Controller	1	1	1	1	1
I3C Secondary Controller	1	1	1	1	1
SMBus Network 2.0/ I2C Host Controllers	5	5	5	5	5
SMBus Ports	15	15	16	16	16
PECI 3.1 Interface	Yes	Yes	Yes	Yes	Yes
PS/2 Device Interface	2 controller/ 3 ports	2 controller/ 3 ports	2 controller/ 3 ports	2 controller/ 3 ports	2 controller/ 3 ports
GPIOs	127	127	159	159	159
Blinking/Breathing LED	4	4	4	4	4
General Purpose SPI Host Controller	2	2	2	2	2
Quad SPI Host Controller	1 controller/ 3 ports	1 controller/ 3 ports	1 controller/ 3 ports	1 controller/ 3 ports	1 controller/ 3 ports
10/12-bit ADC Channels	8	8	16	16	16
Vref-2 ADC	Yes	Yes	Yes	Yes	Yes
RPM2PWM	2	2	2	2	2
16-bit PWMs	9	9	12	12	12
16-bit TACHs	4	4	4	4	4
UARTs	4 UART0: 8-pin UART1: 8-pin UART2: 8-pin UART3: 6-pin	4 UART0: 8-pin UART1: 8-pin UART2: 8-pin UART3: 6-pin	4 UART0: 6-pin UART1: 8-pin UART2: 8-pin UART3: 8-pin	4 UART0: 6-pin UART1: 8-pin UART2: 8-pin UART3: 8-pin	4 UART0: 6-pin UART1: 8-pin UART2: 8-pin UART3: 8-pin
AES Hardware Support	128-256 bit	128-256 bit	128-256 bit	128-256 bit	128-256 bit

MEC175x Product Features	MEC1753Q- A0-I/SZ	MEC1757Q- A0-I/SZ	MEC1753Q- A0-I/LJ	MEC1757Q- A0-I/LJ	MEC1759-B0- I/LJ
SHA 1, SHA 2 and Hashing Support	SHA-1 to SHA- 2	SHA-1 to SHA- 2	SHA-1 to SHA- 2	SHA-1 to SHA- 2	SHA-1 to SHA- 2
Public Key Cryptography Support	RSA: 4K bit ECC: 571 bit	RSA: 4K bit ECC: 571 bit	RSA: 4K bit ECC: 571 bit	RSA: 4K bit ECC: 571 bit	RSA: 4K bit ECC: 571 bit
True Random Number Gen- erator with health test	1K bit	1K bit	1K bit	1K bit	1K bit
User OTP	4K bits	4K bits	4K bits	4K bits	4K bits
Analog Com- parator	2	2	2	2	2
5V Tolerant Pads	27	27	28	28	28
GPIO Pass Through Ports (GTP)	8	8	8	8	8
USB 1.1	No	No	No	No	Yes
BC-Link	1	1	1	1	1
RC-ID	3	3	3	3	3
Differential Power Analy- sis counter- measures (DPA)	Yes	Yes	Yes	Yes	Yes
Root Of Trust	Yes	Yes	Yes	Yes	Yes
Secure Boot	Yes	Yes	Yes	Yes	Yes
Immutable Code	Yes	Yes	Yes	Yes	Yes
Key Revoca- tion	Yes	Yes	Yes	Yes	Yes
Key Roll Back Protection	127	127	127	127	127
Optional PUF Support	Yes	Yes	Yes	Yes	Yes
Boots From	MAF/SAF/G3	Internal SPI Flash	MAF/SAF/G3	Internal SPI Flash	MAF/SAF/G3

Note 1: Please refer to Boot ROM document for optional OTP selectable features.

MEC175x


1.2 Boot ROM

Following the release of the [RESET_EC](#) signal, the processor will start executing code from the Boot ROM. The Boot ROM executes the SPI Flash Loader, which downloads User Code from SPI Flash and stores it in the internal Code RAM. Refer to MEC175x Boot ROM document for further details.

1.3 MEC175x Internal Address Spaces

The Internal Embedded Controller can access any register in the EC Address Space or Host Address Space. If the I²C interface is used as the Host Interface, access to all the IP Peripherals is dependent on EC firmware.

FIGURE 1-1: BLOCK DIAGRAM



2.0 PIN CONFIGURATION

2.1 Description

The Pin Configuration chapter includes [Pin List](#), [Pin Multiplexing](#) and [Package Information](#).

2.2 Terminology and Symbols for Pins/Buffers

2.2.1 BUFFER TERMINOLOGY

Term	Definition
#	The '#' sign at the end of a signal name indicates an active-low signal
n	The lowercase 'n' preceding a signal name indicates an active-low signal
PWR	Power
PIO	Programmable as Input, Output, Open Drain Output, Bi-directional or Bi-directional with Open Drain Output. Configurable drive strength from 2ma to 12ma. Note: All GPIOs have programmable drive strength options. GPIO pin drive strength is determined by the Pin Control Register Defaults field in the Pin Control Register 2 . Note: In the Table 2-2, "MEC175x PIN MUX Table" are represented as PIO with empty drive strength column for that row and in Table 57-3, "DC Electrical Characteristics" these are represented as PIO-12.
In	I Type Input Buffer.
O2	O-2 mA Type Buffer.
PECI	PECI Input/Output. These pins operate at the processor voltage level (VREF_VTT)
SB-TSI	SB-TSI Input/Output. These pins operate at the processor voltage level (VREF_VTT)
High Drive Pad	Configurable drive strength of 4,8,16,24 mA. In the Table 2-2, "MEC175x PIN MUX Table" these are represented as PIO with 24mA drive strength column for that row and in Table 57-3, "DC Electrical Characteristics" these are represented as PIO-24.

2.2.2 PIN NAMING CONVENTIONS

- Pin Name is composed of the multiplexed options separated by '/'. E.g., GPIOxxxx/SignalA/SignalB.
- The first signal shown in a pin name is the default signal. E.g., GPIOxxxx/SignalA/SignalB means the GPIO is the default signal.
- Parenthesis '('') are used to list aliases or alternate functionality for a single mux option. For example, GPIO062(RESET0#) has only a single mux option, GPIO062, but the signal GPIO062 can also be used or interpreted as RESET0#.
- Square brackets '[''] are used to indicate there is a Strap Option on a pin. This is always shown as the last signal on the Pin Name.
- Signal Names appended with a numeric value indicates the Instance Number. E.g., PWM0, PWM1, etc. indicates that PWM0 is the PWM output for PWM Instance 0, PWM1 is the PWM output for PWM Instance 1, etc. The instance number may be omitted if there is only one instance of the IP block implemented.

2.3 Pin List

TABLE 2-1: MEC175X BALLMAP

MEC1757Q-A0-I/SZ- Ballmap MEC1753Q-A0-I/SZ- Ballmap	MEC1757Q-A0-I/LJ- Ballmap MEC1753Q-A0-I/LJ- Ballmap	MEC1759-B0-I/LJ- Ballmap	Signals
A5	A7	A7	BGPO0
A4	B6	B6	BGPO1/GPIO101
B5	C6	C6	BGPO2/GPIO102
	A6	A5	BGPO3/GPIO172
	C5	B3	BGPO4/GPIO173
	B5	B5	BGPO5/GPIO174
B3	C4	C4	SYSPWR_PRES&VCI_IN3#/GPIO000/I2C11_SDA
	N9	N9	GPIO001/PWM4_ALT
M8	P10	P10	GPIO002/PWM5/SHD_CS1#
F5	F6	F6	GPIO003/I2C00_SDA/UART2_RI#/SPI0_CS0#
C6	B8	B8	GPIO004/I2C00_SCL/UART2_DCD#/SPI0_SDI
	E6	E6	GPIO005/I2C11_SDA_ALT/GPTP_OUT4/UART3_RX
	C7	C7	GPIO006/I2C11_SCL_ALT/GPTP_OUT7/UART3_TX
B12	B14	B14	GPIO007/I2C03_SDA/PS2_CLK0B/UART3_RTS#
C10	C12	C12	GPIO010/I2C03_SCL/PS2_DAT0B/UART3_DSR#
J6	M4	M4	GPIO011/nSMI_ALT/PWM4/ICT7
N6	N5	N5	GPIO012/I2C07_SDA/SPIPER_IO2/TOUT3/I3C01_SDA_HOST/I3C01_SDA_TARGET
M7	K6	K6	GPIO013/I2C07_SCL/SPIPER_IO3/TOUT2/I3C01_SCL_HOST/I3C01_SCL_TARGET
M9	P11	N11	GPIO014/PWM6/SPIPER_IO1/GPTP_IN2
J7	N10	N10	GPIO015/PWM7/ICT10
N3	P6	P6	GPIO016/GPTP_IN1/SHD_IO3/ICT3(DSW_PWROK)
J8	M14	M14	GPIO017/KSI0/UART0_DCD#/GPTP_IN5
L7	K9	K9	GPIO020/KSI1/UART3_DCD#
N9	P14	P14	GPIO021/KSI2/UART3_DTR#
E2	B4	D5	GPIO022/GPSPI_IO3/GPTP_IN4/32kHz_OUT_ALT
C3	F2	F2	GPIO023/GPSPI_CLK/GPTP_IN7
C2	A3	D3	GPIO024/GPSPI_CS#/GPTP_IN6/I2C07_SCL_ALT
M12	L13	L13	GPIO025/nEMI_INT/UART_CLK/UART1_RI#/TIN0
N13	K10	K10	GPIO026/KSI3/UART0_DTR#/I2C12_SDA/TIN1
K11	L14	L14	GPIO027/KSI4/UART0_DSR#/I2C12_SCL/TIN2
J9	K12	K12	GPIO030/KSI5/I2C10_SDA/TIN3
M11	M10	M10	GPIO031/KSI6/GPTP_OUT1/UART3_RI#
L10	M13	M13	GPIO032/KSI7/GPTP_OUT0/UART0_RI#
B2	B3	C5	GPIO033/TACH3/RC_ID0/UART3_CTS#

TABLE 2-1: MEC175X BALLMAP

MEC1757Q-A0-I/SZ- Ballmap MEC1753Q-A0-I/SZ- Ballmap	MEC1757Q-A0-I/LJ- Ballmap MEC1753Q-A0-I/LJ- Ballmap	MEC1759-B0-I/LJ- Ballmap	Signals
H12	J9	J9	GPIO034/GPSPI_IO2/RC_ID1/SPI0_CLK
E13	H12	H12	GPIO035/PWM8/CTOUT1/ICT15/LED3
H13	H14	H14	GPIO036/RC_ID2/SPI0_SDO
M10	M9	M9	GPIO040/GPTP_OUT2/KSO00/UART1_CTS#
	B1		GPIO041
J12	J12	J12	GPIO042/PECI_DAT/SB_TSI_DAT
J13	J10	J10	GPIO043/SB_TSI_CLK
H11	H13	H13	GPIO044/VREF_VTT
E8	F7	F7	GPIO045/KSO01/PWM2_ALT/ICT14[CR_STRAP]
E9	F12	F12	GPIO046/KSO02/ICT11/BCM1_DAT
F13	G10	G10	GPIO047/KSO03/PWM3_ALT/ICT13/BCM1_CLK
F3	D1	D1	GPIO050/ICT0_TACH0/GTACH0
B1	C1	G5	GPIO051/ICT1_TACH1/GTACH1
L8	K7	K7	GPIO052/ICT2_TACH2
M13	P12	N14	GPIO053/PWM0/SPIPER_AP_INTR/GPWM0
L12	K8	K8	GPIO054/PWM1/SPIPER_SCLK/GPWM1
N4	M5	M5	GPIO055/PWM2/SHD_CS0#[BSS_STRAP]
N5	P9	P9	GPIO056/PWM3/SHD_CLK
D1	B2	B2	GPIO057/VCC_PWRGD/CMP_VIN0
D2	E2	E2	GPIO060/KBRST/TST_CLK_OUT/UART1_DCD#/SPI0_CS1#
N1	K1	K1	GPIO061/ESPI_RESET#
A2	C3	C3	GPIO062/I2C11_SCL(RESET0#)
M4	P4	P4	GPIO063/ESPI_ALERT#/PWM6_ALT/ICT8
J5	M3	M3	GPIO064/SLP_S0#
M2	M1	M1	GPIO065/ESPI_CLK/I2C13_SCL/ICT5_ALT
M1	L1	L1	GPIO066/ESPI_CS#/I2C13_SDA
L2	J7	J7	GPIO067/VREF2_ADC
L3	N1	N1	GPIO070/ESPI_IO0/I2C14_SDA
N2	P1	P1	GPIO071/ESPI_IO1/I2C14_SCL
M3	P2	P2	GPIO072/ESPI_IO2/I2C01_SDA_ALT
L4	P3	P3	GPIO073/ESPI_IO3/I2C01_SCL_ALT
H7	N3	N3	GPIO100/nEC_SCI_ALT/ICT6
F11	G12	G12	GPIO104/UART0_TX
F9	E14	E14	GPIO105/UART0_RX
E3	A2	A2	GPIO106/PWROK/CMP_VREF1
L13	K14	K14	GPIO107/nSMI/KSO04/I2C10_SCL
	N11		GPIO110

MEC175x

TABLE 2-1: MEC175X BALLMAP

MEC1757Q-A0-I/SZ- Ballmap MEC1753Q-A0-I/SZ- Ballmap	MEC1757Q-A0-I/LJ- Ballmap MEC1753Q-A0-I/LJ- Ballmap	MEC1759-B0-I/LJ- Ballmap	Signals
	P13		GPIO111
K13	J14	J14	GPIO112/KSO05(DSW_PWRGD)
J11	K13	K13	GPIO113/KSO06/ICT9
H9	J13	J13	GPIO114/PS2_CLK0A/nEC_SCI
N12	M12	M12	GPIO115/PS2_DAT0A
K12	K11	K11	GPIO120/KSO07/UART1_DTR#
F12	E13	E13	GPIO121/PVT_IO0/KSO08
E11	G9	G9	GPIO122/PVT_IO1/KSO09
E12	E12	E12	GPIO123/PVT_IO2/KSO10
C11	D14	D14	GPIO124/PVT_CS#/KSO11/ICT12/GPTP_OUT6
D11	E11	E11	GPIO125/PVT_CLK/KSO12/GPTP_OUT5
D12	F10	F10	GPIO126/PVT_IO3/KSO13[UART_BSTRAP]
D13	C14	C14	GPIO127/A20M/UART1_RTS#/UART0_CTS#_ALT
N8	N6	N6	GPIO130/I2C01_SDA/SPIPER_IO0/TOUT1
N7	N7	N7	GPIO131/I2C01_SCL/SPIPER_CS#/TOUT0
N11	L10	L10	GPIO132/I2C06_SDA/I3C00_SDA_HOST/I3C00_SDA_TARGET/KSO16/UART2_DSR#_ALT
	F9	F9	GPIO133/PWM9
	G13	G13	GPIO134/PWM10/UART1_RTS#_ALT
	H9	H9	GPIO135/UART1_CTS#_ALT
L11	M11	M11	GPIO140/I2C06_SCL/I3C00_SCL_HOST/I3C00_SCL_TARGET/ICT5/KSO17/UART2_DTR#_ALT
B7	E7	E7	GPIO141/I2C05_SDA/SPI1_CLK/UART2_RTS#/UART0_DCD#_ALT
F7	C8	C8	GPIO142/I2C05_SCL/SPI1_SDI/UART2_CTS#/UART0_DSR#_ALT
A7	B9	B9	GPIO143/I2C04_SDA/SPI1_SDO/UART0_DTR#_ALT
E7	A9	A9	GPIO144/I2C04_SCL/UART0_RTS#/SPI1_CS#/UART0_RI#_ALT
A8	C9	C9	GPIO145/I2C09_SDA/UART2_RX/JM_TDI
G8	B10	B10	GPIO146/I2C09_SCL/UART2_TX/ITM/JM_TDO
C7	A11	A11	GPIO147/I2C15_SDA/UART2_DSR#/JM_TCLK
F8	A10	A10	GPIO150/I2C15_SCL/UART2_DTR#/JM_TMS
L9	M8	M8	GPIO151/ICT4/KSO15
N10	N12	N12	GPIO152/KSO14/GPTP_OUT3/I2C07_SDA_ALT
C12	D12	D12	GPIO153/LED2
A12	D11	D11	GPIO154/I2C02_SDA/CPU_C10/PS2_CLK1B
C9	E10	E10	GPIO155/I2C02_SCL/PS2_DAT1B(SYSPWR_VALID)
A13	B13	B13	GPIO156/LED0
B13	C13	C13	GPIO157/LED1

TABLE 2-1: MEC175X BALLMAP

MEC1757Q-A0-I/SZ- Ballmap MEC1753Q-A0-I/SZ- Ballmap	MEC1757Q-A0-I/LJ- Ballmap MEC1753Q-A0-I/LJ- Ballmap	MEC1759-B0-I/LJ- Ballmap	Signals
	F14	F14	GPIO160/PWM11/PROCHOT_IN#/PROCHOT_IO#
C4	D4	D4	VCI_IN2#/GPIO161
A6	B7	B7	VCI_IN1#/GPIO162
A9	B11	B11	GPIO165/32KHZ_IN/CTOUT0
	D2	D2	GPIO166/PWRGD_S0iX_ALT
G12	H10	H10	GPIO170/UART1_TX/TFDP_CLK[JTAG_STRAP]
G9	G14	G14	GPIO171/UART1_RX/TFDP_DATA
C13	D13	D13	GPIO175/CMP_VOUT1/PWM8_ALT
H3	G6	G6	GPIO200/ADC00
J3	G1	G1	GPIO201/ADC01
J2	G2	G2	GPIO202/ADC02
J1	H3	H3	GPIO203/ADC03
H2	J3	J3	GPIO204/ADC04
K3	J1	J1	GPIO205/ADC05
L1	K3	K3	GPIO206/ADC06
K2	L3	L3	GPIO207/ADC07[CMP_STRAP]
	H6	H6	GPIO210/ADC08
	G3	G3	GPIO211/ADC09
	H2	H2	GPIO212/ADC10
	H1	H1	GPIO213/ADC11
	J2	J2	GPIO214/ADC12
	K2	K2	GPIO215/ADC13
	L2	L2	GPIO216/ADC14
	M2	M2	GPIO217/ADC15
	N14	P12	GPIO220
C1	C2	C2	GPIO221/32KHz_OUT/GTPP_IN3/CMP_VIN1/SYS_SHDN_FW#
L5	N4	N4	GPIO222/PROCHOT_IN#_ALT
M6	P8	P8	GPIO223/SHD_IO0
M5	P5	P5	GPIO224/GTPP_IN0/SHD_IO1
	A14	A14	GPIO225/UART0_RTS#_ALT
F2	A1	A1	GPIO226/PWRGD_S0iX/CMP_VREF0
L6	P7	P7	GPIO227/SHD_IO2[PWRGD_STRAP]
	N8	N8	GPIO230/I2C08_SCL/I3C02_SCL_HOST/I3C02_SCL_TARGET
	M6	M6	GPIO231/I2C08_SDA/I3C02_SDA_HOST/I3C02_SDA_TARGET
	N2	N2	GPIO232/UART1_DSR#_ALT
	M7	M7	GPIO233

MEC175x

TABLE 2-1: MEC175X BALLMAP

MEC1757Q-A0-I/SZ- Ballmap MEC1753Q-A0-I/SZ- Ballmap	MEC1757Q-A0-I/LJ- Ballmap MEC1753Q-A0-I/LJ- Ballmap	MEC1759-B0-I/LJ- Ballmap	Signals
	E3	E3	VCI_IN4#/GPIO234
	N13		GPIO235
	L11	L11	GPIO236
G13	L12	L12	GPIO240
B8	C11	C11	GPIO241/CMP_VOUT0/PWM0_ALT
A10	C10	C10	GPIO242/VCC_PWRGD_ALT
C8	A13	A13	GPIO243/GPSPI_IO1
A11	B12	B12	GPIO244/UART_CLK_ALT/PWROK_ALT
B11	F8	F8	GPIO245/GPSPI_IO0
B10	D10	D10	GPIO246/PWRGD_S0iX_ALT2/CTOUT1_ALT
	E9	E9	GPIO253
B9	A12	A12	GPIO254
B6	E8	E8	GPIO255/UART1_RX_ALT/UART1_DSR#
G11	F13	F13	JTAG_RST#
D3	D3	A3	nRESET_IN
E6	A8	A8	VCI_IN0#(EMDRST_IN)
C5	D5	B4	VCI_OUT2
F1	E5	E5	VCI_OVRD_IN
A3	A5	A6	XTAL1
A1	A4	A4	XTAL2
		P13	USB_DP
		P11	USB_DM
		N13	USB_VBUS_DET
B4	F3	F3	VSS_ANALOG
E1	G5	C1	VTR_PLL
E5	E4	E4	VBAT
F6	K5	K5	VSS
G1	E1	E1	VTR_REG
G2	K4	K4	VREF_ADC
K1	J6	J6	VSS_ADC
G5	J5	J5	VTR1
G6	H5	H5	VTR_ANALOG
H1	F1	F1	VR_CAP
G3	F5	F5	VSS
H8	L5	L5	VTR2
H6	L4	L4	VTR3
H5	J8	J8	VSS


TABLE 2-1: MEC175X BALLMAP

MEC1757Q-A0-I/SZ- Ballmap MEC1753Q-A0-I/SZ- Ballmap	MEC1757Q-A0-I/LJ- Ballmap MEC1753Q-A0-I/LJ- Ballmap	MEC1759-B0-I/LJ- Ballmap	Signals
		B1	VFLT_PLL

2.6 Package Information

2.6.1 176 PIN WFBGA/LJ PACKAGE


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-498 Rev A Sheet 1 of 2

© 2019 Microchip Technology Inc.

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N	176		
Pitch	e	0.65 BSC		
Overall Height	A	-	-	0.80
Standoff	A1	0.12	0.17	-
Mold Cap Thickness	A2	0.35	0.40	0.45
Overall Length	D	10.00 BSC		
Overall Width	E	10.00 BSC		
Ball Diameter	b	0.20	0.25	0.30

Notes:


- Terminal A1 visual index feature may vary, but must be located within the hatched area.
- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-498 Rev A Sheet 2 of 2

© 2019 Microchip Technology Inc.

128-Ball Very, Very Thin Fine Pitch Ball Grid Array (TFX) - 7x7 mm Body [WFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Contact Pad Diameter (X128)	X1			0.32
Contact Pad to Contact Pad	G1	0.20		

- Notes:
1. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2444 Rev B