Skip to content

[slang] Introduce clock resolution support (SystemVerilog LRM 16.13/16.16 sections). #1849

[slang] Introduce clock resolution support (SystemVerilog LRM 16.13/16.16 sections).

[slang] Introduce clock resolution support (SystemVerilog LRM 16.13/16.16 sections). #1849

Triggered via pull request June 11, 2024 21:34
Status Failure
Total duration 38m 22s
Artifacts

build.yml

on: pull_request
Matrix: build
Fit to window
Zoom out
Zoom in

Annotations

10 errors
build (win64-debug-noexcept, windows-latest)
Process completed with exit code 1.
build (win64-debug-shared, windows-latest)
Process completed with exit code 1.
build (gcc-debug-shared, ubuntu-latest)
Process completed with exit code 8.
conan
Process completed with exit code 8.
build (gcc-release, ubuntu-latest)
Process completed with exit code 8.
build (gcc-debug-noexcept, ubuntu-latest)
Process completed with exit code 8.
build (gcc-11-release, ubuntu-latest)
Process completed with exit code 8.
build (macos-release, macos-13)
Process completed with exit code 8.
linux-coverage
Process completed with exit code 8.
build (clang-sanitize, ubuntu-latest)
Process completed with exit code 8.