
#### Chapter 7


ROM, PLA, PAL, SPLD

## Read Only Memory

- Permanent Storage
- Allows for configuration of devices to be stored on device without requiring load




#### **32x8 ROM**




### **ROM Truth Table**

Inputs					Outputs							
I <sub>4</sub>	l <sub>3</sub>	l <sub>2</sub>	<i>I</i> <sub>1</sub>	10	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	<b>A</b> <sub>1</sub>	<i>A</i> <sub>0</sub>
0	0	0	0	0	1	0	1	1	0	1	1	0
0	0	0	0	1	0	0	0	1	1	1	0	1
0	0	0	1	0	1	1	0	0	0	1	0	1
0	0	0 :	1	1	1	0	1	1	0	0	1	0
1	1	1	0	0	0	0	0	0	1	0	0	1
1	1	1	0	1	1	1	1	0	0	0	1	0
1	1	1	1	0	0	1	0	0	1	0	1	0
1	1	1	1	1	0	0	1	1	0	0	1	1

# Configured ROM




#### ROM as a Combinational Circuit



# ROM 'Circuit' Example

I	nput	s	Outputs						
A <sub>2</sub>	<i>A</i> <sub>1</sub>	A <sub>0</sub>	B <sub>5</sub>	<b>B</b> <sub>4</sub>	<b>B</b> <sub>3</sub>	B <sub>2</sub>	<i>B</i> <sub>1</sub>	<b>B</b> <sub>0</sub>	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	1	1
0	1	0	0	0	0	1	0	0	4
0	1	1	0	0	1	0	0	1	9
1	0	0	0	1	0	0	0	0	16
1	0	1	0	1	1	0	0	1	25
1	1	0	1	0	0	1	0	0	36
1	1	1	1	1	0	0	0	1	49

## ROM 'Circuit' Example




$A_2$	$A_1$	$A_0$	$B_5$	$B_4$	$B_3$	$B_2$
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	1
0	1	1	0	0	1	0
1	0	0	0	1	0	0
1	0	1	0	1	1	0
1	1	0	1	0	0	1
1	1	1	1	1	0	0

(b) ROM truth table


## 4 Types of ROMs

- Mask Programming
  - Done during the fab process
- Programmable ROM (PROM)
  - All fuses are intact (set to 1) and are 'Blown'
- Erasable PROM (EPROM)
  - Ultraviolet light used to reprogram
- Electronically Erasable PROM (EEPROM)
  - Programmed connections can be erased via signal

#### Combinational PLDs



## Programmable Logic Arrays



# Programming PLAs

					Out	puts
		I	nput	ts	<b>(T)</b>	(C)
	Product Term	A	В	c	F <sub>1</sub>	F <sub>2</sub>
AB'	1	1	0		1	_
AC	2	1		1	1	1
BC	3	_	1	1		1
A'BC'	4	0	1	0	1	_

### PLA Example


- $F_1(ABC) = Sum(0,1,2,4)$
- $F_2(ABC) = Sum(0,5,6,7)$

#### PLA programming table

		Out	puts
Product	Inputs	(C)	(T)
term	A B C	$F_1$	$F_2$

AB 1 AC 2 BC 3 A'B'C' 4

# Programmable Array Logic



## Example


- X = A + BCD
- Y = A'B + CD + B'D'
- Z = ABC' + A'B'CD' + AC'D' + A'B'C'D

- W = ABC' + A'B'CD'
- Z = W + AC'D' + A'B'C'D

# PAL Programming Table

	AND Inputs								
Product Term	A	В	c	D	w	Outputs			
1	1	1	0	_	_	w = ABC' + A'B'CD'			
2	0	0	1	0	_				
3	_	_	_	_	_				
4	1	_	_	_	_	x = A + BCD			
5	_	1	1	1	_				
6	_	_	-	_	_				
7	0	1	—	_	_	y = A'B + CD + B'D'			
8	_	_	1	1	_				
9	_	0	_	0	_				
10	_	_	-	_	1	z = w + AC'D' + A'B'C'D			
11	1	_	0	0	_				
12	0	0	0	1	_				

# Configured PAL




#### Sequential Programmable Devices


 Sequential Programmable Logic Device (SPLD)

 Complex Programmable Logic Device (CPLD)

### **SPLDs**



#### SPLD Macrocell



## **CPLD**

