GitHub - Mohsannaeem/basys

Branches Tags

Name		Name	Last commit message	Last commit date
Latest commit History 2 Commits
IP/fifo_generator_0		IP/fifo_generator_0
RTL		RTL
SIM		SIM
Readme		Readme
Simulation_Result.PNG		Simulation_Result.PNG
UART_FIFO's.pdf		UART_FIFO's.pdf
basys.xdc		basys.xdc
uart_fifo.tcl		uart_fifo.tcl

Repository files navigation

 Vivado Version being used : 2018.3
 To Reproduce the Vivado project please follow following steps 
       1 -> Open Vivado 
       2 -> In toolbar -> Windows -> Tcl_Console
       3 cd to this project repo
       4 source ./uart_fifo.tcl

       That's it ! Enjoy Your Simulation