

Full Name _____ Student ID _____ Marks Obtained _____

Question 1: (8 points)Using 8-bit two's complement numbers add -5 with -2 **Answer:**

```
(-2) 1111 1110
+(-5) 1111 1011
-----
(-7) 1 1111 1001 : discard carry-out
```

Question 2: (4 points)**Indicates if the the statements are true or false (T/F)****Answer:**

- a) The range of negative number (i.e., all possible negative numbers) is larger when using sign magnitude method for representing signed 32-bit numbers. (F)
- b) The range of negative number (i.e., all possible negative numbers) is larger when using 2's complement method for representing signed 32-bit numbers. (T)
- c) In both 2's complement methods all negative numbers start with 1. (T)

Question 3: (4 points)Mark the multiplications that can be performed using logical left shift? Assume $Z=00001111$ in binary.**Answer:**

- a) $Z \times 9$
- b) **$Z \times 16$**
- c) $Z \times 32$
- d) $Z \times 64$

Question 4: (4 points)

How much should you increment the PC after fetch stage in a processor with byte addressable main memory and width of each instruction is 16 bits?

Answer:

- a) 1
- b) **2**
- c) 8
- d) 4

Question 5: (8 points)

Assume integer variables $t1=5$ and $t2=2$. Convert the following C code to MIPS assembly instructions without using multiplication instruction (i.e., `mult`). Use register `$t1` and `$t2` for storing $t1$ and $t2$ respectively.

$$t2 = t1 + 2 * t2$$
Answer:

```
Sll $t2, $t2, 1
add $t2, $t2, $t1
```

Note: A few might also first store 5 and 2 to $t1$ and $t2$ and that's ok.

Question 6 (8 points)

Write down the content of memory and registers (in the box marked with "?") in decimal after all lines of the following assembly code executes. All numbers in the code are in decimal.

CPU		Memory		
r0	Zero	Address	Data (8 bit)	
r1	?	<code>addi \$r1, \$r0, 120</code>
r2	?	60	500	<code>srl \$r2, \$r1, 1</code>
r3	?	50	54	<code>srl \$r3, \$r2, 1</code>
		40	50	<code>sw \$r1, 0(\$r3)</code>
		30	?	<code>lw \$r3, 0(\$r2)</code>
		
		0	...	

Answer:**R1=120****R2=60****R3=500****Mem(30)=120****Question 7: (4 points)**

Which of the following memory technologies are non-volatile?

Answer:

- a) DRAM
- b) Solid state drive
- c) Flash memory
- d) SRAM
- e) Register
- f) EEPROM

Question 8: (6 points)

Select the correct C code option that will translate to the assembly code below. The operations (add vs subtract) with associated branch (if vs else) should be consistent between C and assembly code. Assume the variables are stored in different registers as the following: a = \$s3, b = \$s4, c = \$s0, d = \$s1, e = \$s2.

Assembly code:

```

        bne $s3,$s4,else
        add $s0,$s1,$s2
        j Exit
else: sub $s0,$s1,$s2
Exit:

```

Answer:

<u>Option (a):</u> if (a != b) c = d + e; else c = d - e;	<u>Option (b):</u> if (a == b) c = d - e; else c = d + e;	<u>Option (c):</u> if (a == b) c = d + e; else c = d - e;	<u>Option (d):</u> if (a != b) c = d - e; else c = d + e;
---	---	---	---

Question 9: (4 points)

Between NOR and NAND flash, which one is more suitable for storing program codes in embedded system? State two reasons.

Answer:

NOR. Fast random read, byte addressable or byte size read.

Question 10: (4 pt.) What is the total storage capacity in terms of bits of a memory with 8-bit addresses and addressability of 1 Byte?

Answer:

- a) 4096 bits
- b) 256 bits
- c) 2048 bits
- d) 512 bits

Question 11: (4 points)

Which of the following is not true for volatile type qualifier?

Answer:

- a) The value of volatile variable could be changed by external devices
- b) Should be used to represent registers of memory-mapped peripheral
- c) **Compiler can optimize and remove volatile objects if there is no use in the code**
- d) **Indicates that an object's value is constant**

Question 12: (4 points)

In memory map of SiFive Fe310 hardware, which memory technology is used for storing Stack, Heap, BSS, data segments during program execution?

Answer:

- a) On chip peripherals
- b) Off chip nonvolatile memory
- c) On chip nonvolatile memory
- d) **On chip volatile memory**

Question 13: (4 points)

Which of the following memories can be designed with transistors only?

Answer:

- a. **SRAM** ☐
- b. DRAM ☐
- c. Hard-disk drive ☐
- d. **Registers** ☐

Question 14: (4 points)

For the following assembly program, how many times the Addi instruction inside the loop will execute?
All instructions are based on 32-bit MIPS ISA.

Assembly code:

```
addi $r1, $r0, 4
Loop:
addi $r1, $r1, -2
bne $r1, $r0, Loop
sub $r1, $r0, r0
```

Answer:

- a. 1
- b. **2**
- c. 4
- d. 0

Question 15: (6 points)

Let us assume that the following code is in the memory and ready for execution. The lines with func() inside main indicate function calls.

At a given clock cycle after the execution starts, the CPU fetches an instruction of the func1() procedure. What would the return address register contain during that cycle?

```
void main(){
    func0();
    z++;
    ...
}
```

```
int func0(){
    func1();
    x=x+2;
}
```

```
int func1(){
    y=y+3;
    ...
}
```

Answer:

- a) Memory address of instruction for z++
- b) **Memory address of instruction for x=x+2**
- c) Memory address of instruction for y=y+3
- d) Memory address of instruction for func1() call inside main()

Question 16: (8 points)

For the C code presented below, indicate the section in memory layout each variable is stored or makes use of. Circle the correct option for each question. (BSS is Uninitialized Data Segment and Data is Initialized Data Segment).

```
int globB=0;
int main () {
    int varA;
    int varB=5;
    static int varC = 1;
    char *varD;
    varD = (char*)malloc(8);
    varA = varC+varB;
    return varA;
}
```

Answer:

- | | |
|-----------------------------|--------------------------------|
| a. int globB=0; | (Stack—Heap— BSS —Data) |
| b. int varA; | (Stack —Heap—BSS—Data) |
| c. in varB=5; | (Stack —Heap—BSS—Data) |
| d. static int varC = 1; | (Stack—Heap—BSS— Data) |
| e. char *varD; | (Stack —Heap—BSS—Data) |
| f. varD = (char*)malloc(8); | (Stack— Heap —BSS—Data) |

Question 17: (4 points)

At which stage of the instruction execution cycle, the opcode and operands are identified from the fetched instruction?

Answer:

- a) Fetch
- b) **Decode**
- c) Execute
- d) Write back

Question 18: (4 points)

Which are the possible reasons for choosing C language over Java for programming embedded hardware?

- a) Improved security against overflow attacks
- b) Simpler to write and easier to maintain
- c) **Low memory requirement**
- d) **Faster code execution**

Question 19: (4 points)

What operation is always needed before storing (push operation) something to the stack?

- a) Clearing the existing data on the stack
- b) **Decreasing the stack pointer value**
- c) Increasing the stack pointer value
- d) Storing the return address to the stack pointer register

Question 20: (4 points)

What information not required in Instruction Set Architecture (ISA)?

- a) Register names of the CPU
- b) **Circuit diagram of the ALU implementation**
- c) **interconnections of functional units inside CPU**
- d) All information required to write assembly programs for the CPU