



Assembly Instructions

EECS388 Fall 2022

© Prof. Mohammad Alian


Context

- Recommended reading

Chapter 7 and Appendix A of
“Introduction to Computing,” Patt,
Patel

ADD

ADD DR, SR1, SR2
ADD DR, SR1, imm5



- **Operation:**

If (bit[5] == 0)
 DR = SR1 + SR2
Else
 DR = SR1 + SEXT(imm5)
setCC();

- **Example:**

ADD R1, R2, R3
ADD R2, R5, #7

AND

AND DR, SR1, SR2
 AND DR, SR1, imm5

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AND ⁺	0101				DR				SR1				0	00		SR2
AND ⁺	0101				DR				SR1				1	imm5		

- **Operation:**


If (bit[5] == 0)
 DR = SR1 & SR2

Else
 DR = SR1 & SEXT(imm5)

→ setCC();

- **Example:**

AND R1, R2, R3
 AND R2, R5, #7



BR

BRn LABEL BRz LABEL BRp LABEL
 BRnp LABEL BRzp LABEL BRnz LABEL
 BRnzp LABEL


• Operation:

If ((n AND N) OR (p AND P) OR (z AND Z))

PC = PC + SEXT(PCoffset9)

• Example:

BRzp LOOP
 BRnzp TARGET



What is R1?

Mo → 2

Manoj → 1

Izy → 2 X

Suhaan → 3 ✓

Binary

$$PC = PC + \text{SEXT}(PCoff)$$

.ORIG

0X3000

← 16 bit →

AND R1, R2, #0

BR_{n2} LABEL

ADD R1, R1, #1

ADD R1, R1, #2

0x0000 →

0x0001 →

0x0007 ⇒

0x0003 LABEL

0x0003

short int VR1, VR2;

VR1 = VR2 & 0;

if (VR1 > 0)
VR1 += 1; ⇐

VR1 += 2;

← PC = 0X0002

⇐ AND

PC = PC + SEXT(offset)

3 = 2 + SEXT(offset)
↑

0101 001 010 1 00000

0000 110 000 0 00001

0001 001 001 1 00001

0001 001 001 1 00010

JMP Label

RET

JMP: PC = BaseR
RET: PC = R7

- Example:

RET ADD

0x3001 AND
0x3002 \Rightarrow call fun

→ 0x3003
0x3004

BR
NOT

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JMP	1100				000			BaseR			000000					
RET	1100				000			111			000000					

```
void fun ( ) {
    /*
    return ;
    */
}

↓

RET
```


JSR, JSRR (Jump to Subroutine)

JSR LABEL

JSRR BaseR

- **Operation:**


```
Temp = PC;  
if (bit[11] == 0)  
    PC = BaseR
```

```
else PC = PC + SEXT(PCOffset11)  
R7 = TEMP
```

- **Example:**


JSR QUEUE

JSRR R3



LD (Load)

LD DR, LABEL



- Operation:

DR = Mem[PC + SEXT(PCoffset9)]
setCC();


ADDRESS

- Example:

LD R4, VALUE

LDI (Load Indirect)

LDI DR, LABEL



- Operation:

DR = Mem[Mem[PC + SEXT(PCoffset9)]]
setCC();

ADDRESS

- Example:


LDI R4, InDirADDRESS

DATA



LDR (Load Base+Offset)

LDR DR, BaseR, Offset6



- Operation:


DR = Mem[BaseR + SEXT(offset6)]
setCC();

- Example:

LDR R4, R2, #-5

LEA (Load Effective Address)

LEA DR, LABEL



- Operation:

DR = PC + SEXT(PCoffset9)
setCC();

- Example:

LEA R4, TARGET

0x3000

0x3001 L1

.ORIG 0x3000
LEA R4, L1
ADD R5, R4, #1


TARGET

=> R4 ← R2 + 1

R4 ← 0x3001 ←

NOT (Bitwise complement)

NOT DR, SR



- Operation:

DR = NOT (SR)

⇒ setCC();

- Example:

0x0000

NOT R4, R2

N = 1, Z = 0, P = 0

2's comp
↓

R4 = NOT (0x0000)

0xFFFF



-1
↑
0xF

0b 111111

0xFFFF...F

RTI (Return from Interrupt)

- Skip for now.

ST (Store)


ST SR, LABEL

- Operation:

$\text{Mem}[\text{PC} + \text{SEXT}(\text{PCoffset9})] = \text{SR}$

- Example:


ST R4, HERE



LDI

STI (Store Indirect)

STI SR, LABEL



- Operation:


$\text{Mem}[\text{Mem}[\text{PC} + \text{SEXT}(\text{PCoffset9})]] = \text{SR}$

- Example:

STI R4, InDirADDRESS

STR (Store Base+Offset)

STR SR, BaseR, Offset6



- Operation:

$\text{Mem}[\text{BaseR} + \text{SEXT}(\text{offset6})] = \text{SR}$

- Example:

STR R4, R2, #-5

TRAP (System Call)

TRAP trapvect8

- Operation:

R7 = PC


PC = mem[ZEXT(trapvect8)]

- Example:

TRAP x23

*memory location 0x0000 – 0x00FF implement Trap
Vector Table


Trap 0x00



- Example Question : What would be the content of register file after executing the following code? Assume that all registers are initialized to zero.

x1234 LABEL .ORIG x1234
LD R1, LABEL ←

1235




$$\text{LABEL} = \underset{1234}{PC} + \underset{1235}{-1} \text{SEXT}(\underset{-1}{\text{offset}})$$

R0	0x0000
R1	0x0000 x23 ff
R2	0x0000
R3	0x0000
R4	0x0000
R5	0x0000
R6	0x0000
R7	0x0000

Review of PC-relative addressing mode

- LD and ST
- Address:
 $\text{SEXT}(\text{bits}[8:0]) + \text{PC}$



More Examples

value of ADDRESS? x3001

- What is the value of R1 after executing the following LC-3 assembly with the following memory content?

x3000
x3001 ADDRESS

```
.ORIG x3000  
LD R1, ADDRESS  
.BLKW 1
```

~~10~~
R1 ← Mem[ADDRESS]
0x3001

.ORIG x3000
3000 LD R1, L1
3001 ADD R3, R3, #1
3002 ADD R5, R5, #1
3003 L1 .BLKW 1

Address	Data (2 bytes)
0x3000	0x2200
0x3001	0x3005
0x3002	0x0001
0x3003	0x0002
0x3004	0x0003
0x3005	0x0004
0x3006	0x0005

R1 ← Mem[L1]
3003

- What is the value of R1 after executing the following LC-3 assembly with the following memory content?

`.ORIG x3000`
`LD R1, ADDRESS` ← $PC \leftarrow x3001$ ←
`.BLKW 1` ← $ADD R2, R3, \#1$

$x3000$
 $x3001$ ADDRESS

$0010 \ 001 \ 00000000$
 $\underbrace{\quad}_2 \ \underbrace{\quad}_2 \ \underbrace{0}_0 \ \underbrace{0}_0$

$ADDRESS = PC + SEXT(Offset)$
 $\underbrace{x3001} \quad \underbrace{x3001} \quad \underbrace{0}_1$
 \uparrow
 $x3002 \quad x3001 \quad 1$
 $0x2201$

Address	Data (2 bytes)
0x3000	0x2200 ←
0x3001	0x3005
0x3002	0x0001
0x3003	0x0002
0x3004	0x0003
0x3005	0x0004
0x3006	0x0005

- What is the value of R1 after executing the following LC-3 assembly with the following memory content. Assume that the initial value of R2 is 0x3002

→ → .ORIG
LDR

x3000

R1, R2, #-2

Base Register

$$R1 = \text{Mem} [R2 + (-2)]$$

x3002
x3000

0110 001 010 11110
6 2 B E

-2
4

11110
-2

Address	Data (2 bytes)
0x3000	0x62BE
0x3001	0x3005
0x3002	0x0001
0x3003	0x0002
0x3004	0x0003
0x3005	0x0004
0x3006	0x0005