


## The LC-3 DataPath


EECS388 Fall 2022

© Prof. Mohammad Alian

## Context

 Recommended reading
Chapter 5 of "Introduction to Computing," Patt, Patel






- Basic Components of LC-3 Datapath
  - The Global Bus
  - Memory
  - The ALU and Register File
  - The PC and the PCMUX
  - The MARMUX

#### The Global Bus

- The thick arrow
  - 16bits wide
- Tristate device
  - Switch on/off
  - Allow only one supplier for the bus
- Load from bus by LD.X signal
- Single shared bus vs. dedicated interconnect



# Memory


GateMDR -

LD.MDR-

- Write to MAR
- Read/Write from/to MDR
- Tristate GateMDR

MEMORY

MEM.EN, R.W.



-GatePC

+1

 $DR - \frac{3}{2}$ 

REG

FILE

SR1 3 OUT SR1

LD.PC-⊳

ZEXT [7:0]


PCMUX

ADDR1MUX

### **ALU** and Reg File


- ALU sources
  - Register or SEXT
  - Controlled by IR[5]
- Condition codes
  - Comparator logic

 Control signals from FSM




### PC and PC MUX

- FETCH stage:
  - PC <- PC + 1
- Control instructions



#### **MARMUX**

- Supply address for load/store/TRAP
- Memory addressing modes
  - PC-relative
  - Indirect
  - Base+offset



# **Instruction Cycle in LC-3**

- Fetch
  - Load IR
- Decode
- Evaluate Address
- Operand Fetch
- Execute
  - Not required
- Store Result

