




The LC-3 DataPath


EECS388 Fall 2022

© Prof. Mohammad Alian

Context

- Recommended reading
Chapter 5 of “Introduction to Computing,” Patt, Patel






- Basic Components of LC-3 Datapath
 - The Global Bus
 - Memory
 - The ALU and Register File
 - The PC and the PCMUX
 - The MARMUX



The Global Bus

- The thick arrow
 - 16bits wide
- Tristate device
 - Switch on/off
 - Allow only one supplier for the bus
- Load from bus by LD.X signal
- Single shared bus vs. dedicated interconnect




Memory

- Write to MAR
- Read/Write from/to MDR
- Tristate GateMDR



ALU and Reg File

- ALU sources
 - Register or SEXT
 - Controlled by IR[5]
- Condition codes
 - Comparator logic
- Control signals from FSM




- FETCH stage:
 - $PC \leftarrow PC + 1$
- Control instructions



MARMUX

- Supply address for load/store/TRAP
- Memory addressing modes
 - PC-relative
 - Indirect
 - Base+offset



PC = 0x3456

0x3456:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	0	1	1	0	1	0	0	0	0	1	0	0
LDR				R3			R2			4					

Instruction Cycle in LC-3

- Fetch
 - Load IR
- Decode
- Evaluate Address
- Operand Fetch
- Execute
 - Not required
- Store Result

