


1/0

EECS388 Fall 2022

© Prof. Mohammad Alian

Context


 Recommended reading: Chapter 9 of "Introduction to Computing," Patt, Patel



- Fact: everything in a computer (including I/O devices) is controlled by the instructions in the ISA
- Question 1: Does ISA need special instructions for controlling I/O?
- Question 2: Does the I/O device need to work at the same speed of the processing unit?
- Question 3: Does I/O transfer is initiated by a program or I/O device?

Simplified Processing unit – I/O device interaction

- Using two registers:
 - Data register: Hold the data being transferred
 - Status register: status of the device (e.g., busy, need attention, etc.)



- Fact: everything in a computer (including I/O devices) is controlled by the instructions in the ISA
- Question 1: Does ISA need special instructions for controlling I/O?
- Question 2: Does the I/O device need to work at the same speed of the processing unit?
- Question 3: Does I/O transfer is initiated by a program or I/O device?

How to interact with I/O devices?

Schemes:

- 1. Special I/O instructions
- 2. Using data movement instructions

How to interact with I/O devices?

Schemes:

- 1. Special I/O instructions
- 2. Using data movement instructions

Special I/O Instructions



- Identify:
 - Which I/O device
 - The operation
 - The operands
- E.g., 1965 DEC PDP-8 computer
- 110

<9 bits specify Operation and I/O register number>


How to interact with I/O devices?


Schemes:

- 1. Special I/O instructions
- 2. Using data movement instructions

Memory Mapped I/O

- LD/LDI/LDR < Device Register Address>
 - Input instruction
- ST/STI/STR <Device Register Address>
 - Output instruction






.ORIG x3000

LDI R5, DDR0

DDRO .FILL xFE04

Read 2 bytes from I/O device 0 and store in R5



.ORIG x3000


LDI R5, DDR0

DDRO .FILL xFE04

Read 2 bytes from I/O device 0 and store in R5

1-Fetch

- 2-Decode
- 3-Evaluate Address
- 4-Fetch Operands
- 5-Execute
- 6-Write Results



.ORIG x3000

LDI R5, DDR0

DDRO .FILL xFE04

Read 2 bytes from I/O device 0 and store in R5


1-Fetch

2-Decode

3-Evaluate Address

4-Fetch Operands

5-Execute



.ORIG x3000

LDI R5, DDR0

DDRO .FILL xFE04

Read 2 bytes from I/O device 0 and store in R5


1-Fetch

2-Decode

3-Evaluate Address

4-Fetch Operands

5-Execute



.ORIG x3000

LDI R5, DDR0

DDRO .FILL xFE04

Read 2 bytes from I/O device 0 and store in R5


1-Fetch

2-Decode

3-Evaluate Address

4-Fetch Operands

5-Execute



.ORIG x3000

LDI R5, DDR0

DDRO .FILL xFE04

Read 2 bytes from I/O device 0 and store in R5


1-Fetch

2-Decode

3-Evaluate Address

4-Fetch Operands

5-Execute



.ORIG x3000

LDI R5, DDR0

DDRO .FILL xFE04

Read 2 bytes from I/O device 0 and store in R5


1-Fetch

2-Decode

3-Evaluate Address

4-Fetch Operands

5-Execute



.ORIG x3000

LDI R5, DDR0

DDRO .FILL xFE04

Read 2 bytes from I/O device 0 and store in R5

1-Fetch


2-Decode

3-Evaluate Address

4-Fetch Operands

5-Execute

LC-3 Uses Memory Mapped I/O



Bass	Top	Λ + +ν	Description	Notes
0x0000_0000	0x0000_0FFF	RWX A	Debug	Debug Address Space
0x0000_1000	0x0000_1FFF	R XC	Mode Select	
0x0000_2000	0x0000_2FFF		Reserved	
0x0000_3000	0x0000_3FFF	RWX A	Error Device	
0x0000_4000	0x0000_FFFF		Reserved	On-Chip Non Volatile Mem-
0x0001_0000	0x0001_1FFF	R XC	Mask ROM (8 KiB)	ory
0x0001_2000	0x0001_FFFF		Reserved	
0x0002_0000	0x0002_1FFF	R XC	OTP Memory Region	
0x0002_2000	0x001F_FFFF		Reserved	
0x0200_0000	0x0200_FFFF	RW A	CLINT	
0x0201_0000	0x07FF_FFFF		Reserved	
0x0800_0000	0x0800_1FFF	RWX A	E31 ITIM (8 KiB)	
0x0800_2000	0x0BFF_FFFF		Reserved	
0x0C00_0000	0x0FFF_FFFF	RW A	PLIC	
0x1000_0000	0x1000_0FFF	RW A	AON	
0x1000_1000	0x1000_7FFF		Reserved	
0x1000_8000	0x1000_8FFF	RW A	PRCI	
0x1000_9000	0x1000_FFFF		Reserved	
0×1001_0000	0x1001_0FFF	RW A	OTP Control	
0x1001_1000	0x1001_1FFF		Reserved	
0x1001_2000	0x1001_2FFF	RW A	GPIO	On-Chip Peripherals
0x1001_3000	0x1001_3FFF	RW A	UART 0	on-Chip Felipherais
0x1001_4000	0x1001_4FFF	RW A	QSPI 0	
0x1001_5000	0x1001_5FFF	RW A	PWM 0	
0x1001_6000	0x1001_6FFF	RW A	I2C 0	
0x1001_7000	0x1002_2FFF		Reserved	
0x1002_3000	0x1002_3FFF	RW A	UART 1	
0x1002_4000	0x1002_4FFF	RW A	SPI 1	
0x1002_5000	0x1002_5FFF	RW A	PWM 1	
0x1002_6000	0x1003_3FFF		Reserved	
0x1003_4000	0x1003_4FFF	RW A	SPI 2	
0x1003_5000	0x1003_5FFF	RW A	PWM 2	_
0x1003_6000	0x1FFF_FFFF		Reserved	
0x2000_0000	0x3FFF_FFFF	R XC	QSPI 0 Flash	Off-Chip Non-Volatile Mem-
			(512 MiB)	ory
0x4000_0000	0x7FFF_FFFF	5, 5, 5	Reserved	
0x8000_0000	0x8000_3FFF	RWX A	E31 DTIM (16 KiB)	On-Chip Volatile Memory
0x8000_4000	0xFFFF_FFFF		Reserved	

Memory Map of SiFive FE310



Memory mapped I/O regions

Base	Тор	Attr.	Description	Notes
0x0000_0000	0x0000_0FFF	RWX A	Debug	Debug Address Space
0×0000_1000	0x0000_1FFF	R XC	Mode Select	
0x0000_2000	0x0000_2FFF		Reserved	
0×0000_3000	0x0000_3FFF	RWX A	Error Device	
0x0000_4000	0x0000_FFFF		Reserved	On-Chip Non Volatile Mem-
0x0001_0000	0x0001_1FFF	R XC	Mask ROM (8 KiB)	ory
0x0001_2000	0x0001_FFFF		Reserved	
0x0002_0000	0x0002_1FFF	R XC	OTP Memory Region	
0x0002_2000	0x001F_FFFF		Reserved	
0x0200_0000	0x0200_FFFF	RW A	CLINT	
0x0201_0000	0x07FF_FFFF		Reserved	
0×0800_0000	0x0800_1FFF	RWX A	E31 ITIM (8 KiB)	
0x0800_2000	0x0BFF_FFFF		Reserved	
0x0C00_0000	0x0FFF_FFFF	RW A	PLIC	
0x1000_0000	0x1000_0FFF	RW A	AON	
0x1000_1000	0x1000_7FFF		Reserved	ī
0x1000_8000	0x1000_8FFF	RW A	PRCI	7
0x1000_9000	0x1000_FFFF		Reserved	Ī
0x1001_0000	0x1001_0FFF	RW A	OTP Control	7
0×1001_1000	0×1001_1555		Pasaryad	_
0x1001_2000	0x1001_2FFF	RW A	GPIO	Chin Davinhavala
0x1001_3000	0x1001_3FFF	RW A	UART 0	n-Chip Peripherals
0x1001_4000	0x1001_4FFF	RW A	QSPI 0	
0x1001_5000	0x1001_5FFF	RW A	PWM 0	
0x1001_6000	0x1001_6FFF	RW A	I2C 0	
0×1001_7000	0x1002_2FFF		Reserved	
0x1002_3000	0x1002_3FFF	RW A	UART 1	7
0×1002_4000	0x1002_4FFF	RW A	SPI 1	
0×1002_5000	0x1002_5FFF	RW A	PWM 1	
0x1002_6000	0x1003_3FFF		Reserved	
0x1003_4000	0x1003_4FFF	RW A	SPI 2	
0x1003_5000	0x1003_5FFF	RW A	PWM 2	
0x1003_6000	0x1FFF_FFFF		Reserved	
0x2000_0000	0x3FFF_FFFF	R XC	QSPI 0 Flash	Off Chin Non Volatile Man
			(512 MiB)	Off-Chip Non-Volatile Mem-
			Reserved	d ory
0x4000_0000	0x7FFF_FFFF		Reserveu	
	0x7FFF_FFFF 0x8000_3FFF	RWX A	E31 DTIM (16 KiB)	On-Chip Volatile Memory

Memory Map of SiFive FE310

GPIO registers are mapped at 0x10012000 - 0x10012FFF

Offset	Name	Description
0×00	input_val	Pin value
0×04	input_en	Pin input enable*
0×08	output_en	Pin output enable*
0×0C	output_val	Output value
0×10	pue	Internal pull-up enable*
0×14	ds	Pin drive strength
0×18	rise_ie	Rise interrupt enable
0×1C	rise_ip	Rise interrupt pending
0×20	fall_ie	Fall interrupt enable
0×24	fall_ip	Fall interrupt pending
0x28	high_ie	High interrupt enable
0x2C	high_ip	High interrupt pending
0×30	low_ie	Low interrupt enable
0×34	low_ip	Low interrupt pending
0×40	out_xor	Output XOR (invert)


- Fact: everything in a computer (including I/O devices) is controlled by the instructions in the ISA
- Question 1: Does ISA need special instructions for controlling I/O?
- Question 2: Does the I/O device need to work at the same speed of the processing unit?
- Question 3: Does I/O transfer is initiated by a program or I/O device?

Does the I/O device need to work at the same speed of the processing unit?

- I/O device is often slower than processor
 - E.g., typist speed vs. clock speed
 - 1GHz clock speed means one clock every 1ns!
- One option: design a processor that accept typed chars at lower speed, e.g., accept a character every 200 million cycles
- Synchronous vs. Asynchronous I/O


Synchronous vs. Asynchronous I/O

- Synchronous I/O
 - Fixed speed I/O device
 - Read data registers in a fixed interval, e.g., every 1ms




Synchronous vs. Asynchronous I/O

- Asynchronous I/O
 - Speed of I/O device varies
 - Controlled using a handshaking protocol




- Fact: everything in a computer (including I/O devices) is controlled by the instructions in the ISA
- Question 1: Does ISA need special instructions for controlling I/O?
- Question 2: Does the I/O device need to work at the same speed of the processing unit?
- Question 3: Does I/O transfer is initiated by a program or I/O device?

Does processor periodically check keyboard's "status" OR the keyboard notify the processor when there is a keystroke?




Polling vs. Interrupt Driven I/O

• Polling: processor periodically checks
the status register While (status != "Has Data")
status = *STATUS_MMIO_ADDRESS



Polling vs. Interrupt Driven I/O

- Polling: processor periodically checks
 the status register While (status != "Has Data")
 status = *STATUS MMIO ADDRESS
- Interrupt: notification from the I/O dev



status = *STATUS_MMIO_ADDRESS
if status == "Has Data"
 input = *DATA_MMIO_ADDRESS

Blinky LED on HiFive Board

```
memory map
#define GPIO CTRL ADDR
                           0x10012000 // GPIO controller base address
#define GPIO INPUT VAL
                           0x00
#define GPIO INPUT EN
                           0x04
#define GPIO OUTPUT EN
                           0x08
#define GPIO OUTPUT VAL
                           0x0C
#define GPIO OUTPUT XOR
                                       // output XOR (invert)
                            0x40
void gpio_write(int gpio, int state)
uint32 t val = *(volatile uint32_t *) (GPIO_CTRL_ADDR + GPIO_OUTPUT_VAL);
if (state == ON)
  val |= (1<<gpio);</pre>
 else
  val &= (~(1<<gpio));</pre>
 *(volatile uint32 t *) (GPIO_CTRL_ADDR + GPIO_OUTPUT_VAL) = val;
 return;
```

Volatile in C

```
void ser_write(char c)
{
    uint32_t regval;
    /* busy-wait if tx FIFO is full */
    do {
        regval = *(vol_cile Wint32_t *)(UARTO_CTRL_ADDR + UART_TXDATA);
    } while (regval & x80000000);

/* write the character */
    *(volatile wint32_t *)(UARTO_CTRL_ADDR + UART_TXDATA) = c;
}
```

volatile uint32_t



```
a4,268513280 4 a5,0(a4) a5,.L17 a0,0(a4) Branch to .L17 if a5 < zero
```

uint32_t

