


MAGNUM IO STACK



MAGNUM 10 NETWORK 10 TECHNOLOGIES AND LIBRARIES

HPC-X Toolkit

CUDA-aware MPI: OpenMPI based building on UCX

OpenSHMEM

UCX: CPU-centric GPU-aware low-level communications library

HCOLL: Accelerated collectives leveraging NCCL, SHARP and CORE-Direct to be evolved into the UCF project UCC

(Unified Communication Collectives)

NCCL SHARP Plugins

NCCL: NVIDIA Collective Communication Library (GPU-offloaded communications)

CUDA Fortran bindings are provided by the HPC SDK (See Fortran CUDA Interfaces documentation)

NVSHMEM: OpenSHMEM implementation for NVIDIA GPUs supporting GPU initiated communications

CUDA Fortran bindings are provided by the HPC SDK (See Fortran CUDA Interfaces documentation)


GPUDirect: P2P, RDMA and GDRCopy

Accelerated Switch and Packet Processing (ASAP2): accelerated virtual switching

Data Plane Development Kit (DPDK): Libraries for fast packet processing in user space

NCCL: OPTIMIZED INTER-GPU COMMUNICATION

NCCL: NVIDIA Collective Communication Library Communication library running on GPUs, for GPU buffers.



Binaries: https://developer.nvidia.com/nccl and in NGC containers

Source code: https://github.com/nvidia/nccl
Perf tests: https://github.com/nvidia/nccl-tests

NCCL API

Collectives, point-to-point, plus fault tolerance

```
// Communicator creation
   ncclGetUniqueId(ncclUniqueId* commId);
    ncclCommInitRank(ncclComm_t* comm, int nranks, ncclUniqueId commId, int rank);
    // Communicator destruction / fault tolerance
    ncclCommDestroy(ncclComm_t comm);
    ncclCommAbort(ncclComm_t comm);
    ncclCommGetAsyncError(ncclComm_t comm, ncclResult_t* asyncError);
    // Collectives communication
   ncclAllReduce(void* sbuff, void* rbuff, size_t count, ncclDataType_t type, ncclRedOp_t op,
                                                                                                        ncclComm_t comm, cudaStream_t stream);
    ncclBroadcast(void* sbuff, void* rbuff, size_t count, ncclDataType_t type,
                                                                                        int root, ncclComm_t comm, cudaStream_t stream);
      ncclReduce(void* sbuff, void* rbuff, size_t count, ncclDataType_t type, ncclRedOp_t op, int root, ncclComm_t comm, cudaStream_t stream);
ncclReduceScatter(void* sbuff, void* rbuff, size_t count, ncclDataType_t type, ncclRedOp_t op,
                                                                                                        ncclComm_t comm, cudaStream_t stream);
                                                                                                        ncclComm_t comm, cudaStream_t stream);
    ncclAllGather(void* sbuff, void* rbuff, size_t count, ncclDataType_t type,
   // Point-to-point communication
   ncclSend(void* sbuff, size_t count, ncclDataType_t type, int peer, ncclComm_t comm, cudaStream_t stream);
   ncclRecv(void* rbuff, size_t count, ncclDataType_t type, int peer, ncclComm_t comm, cudaStream_t stream);
   // Aggregation/Composition
   ncclGroupStart();
   ncclGroupEnd();
```

NVSHMEM

CPU-INITIATED COMMUNICATION


- Compute on GPU
- Communication from CPU

Synchronization at boundaries

Commonly used model, but

- Offload latencies in critical path
- Communication is not overlapped

Hiding increases code complexity, not hiding limits strong scaling




NVSHMEM

GPU-INITIATED COMMUNICATION

- Compute on GPU
- Communication from GPU

Benefits


- Eliminates offloads latencies
- Compute and communication overlap by threading
- Easier to express algorithms with inline communication



NVSHMEM: THREAD-LEVEL COMMUNICATION

- Allows fine grained communication and computation overlap
- Efficient mapping to NVLink fabric on DGX systems


```
__global__ void stencil_single_step(float *u, float *v, ...) {
  int ix = get_ix(blockIdx, blockDim, threadIdx);
  int iy = get_iy(blockIdx, blockDim, threadIdx);
 compute(u, v, ix, iy);
  // Thread-level data communication API
 if (iy == 1)
   nvshmem_float_p(u+(ny+1)*nx+ix, u[nx+ix], top_pe);
  if (iy == ny)
   nvshmem_float_p(u+ix, u[ny*nx+ix], bottom_pe);
for (int iter = 0; iter < N; iter++) {</pre>
  swap(u, v);
  stencil_single_step<<<..., stream>>>(u, v, ...);
  nvshmem_barrier_all_on_stream(stream);
```



NVSHMEM: THREAD-GPOUP COMMUNICATION

- NVSHMEM operations can be issued by all threads in a block/warp
- More efficient data transfers over networks like IB
- Still allows inter-warp/inter-block overlap

```
__global__ void stencil_single_step(float *u, float *v, ...) {
  int ix = get_ix(blockIdx, blockDim, threadIdx);
  int iy = get_iy(blockIdx, blockDim, threadIdx);
  compute(u, v, ix, iy);
  // Thread block-level communication API
  int boffset = get_block_offet(blockIdx,blockDim);
 if (blockIdx.y == 0)
   nvshmemx_float_put_nbi_block(u+(ny+1)*nx+boffset, u+nx+boffset, blockDim.x, top_pe);
  if (blockIdx.y == (blockDim.y-1))
    nvshmemx_float_put_nbi_block(u+boffset, u+ny*nx+boffset, blockDim.x, bottom_pe);
for (int iter = 0; iter < N; iter++) {</pre>
  swap(u, v);
  stencil_single_step<<<..., stream>>>(u, v, ...);
  nvshmem_barrier_all_on_stream(stream);
```



NVSHMEM: IN-KERNEL SYNCHRONIZATION


PE i-1

- Point-to-point synchronization across PEs within a kernel
- Can enable additional kernel fusion opportunities

```
__global__ void stencil_multi_step(float *u, float *v, int N, int *sync, ...) {
                                                                                                        Data
                                                                                                                                 Sync.
  int ix = get_ix(blockIdx, blockDim, threadIdx);
  int iy = get_iy(blockIdx, blockDim, threadIdx);
                                                                                                  ny
 for (int iter = 0; iter < N; iter++) {</pre>
   swap(u, v); compute(u, v, ix, iy);
    // Thread block-level data exchange (assume even/odd iter buffering)
   int boffset = get_block_offet(blockIdx,blockDim);
                                                                                             PE i
   if (blockIdx.y == 0)
     nvshmemx_float_put_nbi_block(u+(ny+1)*nx+boffset, u+nx+boffset, blockDim.x, top_pe);
   if (blockIdx.y == (blockDim.y-1))
     nvshmemx_float_put_nbi_block(u + boffset, u+ny*nx+boffset, blockDim.x, bottom_pe);
   if (blockIdx.y == 0 | blockIdx.y == (blockDim.y-1)) {
                                                                               Be aware of
      __syncthreads();
                                                                          synchronization costs.
     nvshmem_quiet();
                                                                              Best strategy is
                                                                                                                                     nx
     if (threadIdx.x == 0 && threadIdx.y == 0) {
                                                                         application dependent!
        nvshmem_atomic_inc(sync, top_pe);
        nvshmem_atomic_inc(sync, bottom_pe);
                                                                                            PE i+1
   }}
   nvshmem_wait_until(sync, NVSHMEM_CMP_GT, 2*iter*gridDim.x);
```

NVSHMEM USE CASE: QUDA STRONG SCALING ON SELENE

Lattice Quantum ChromoDynamics



NVSHMEM

OpenSHMEM, Adapted for Best Performance on NVIDIA GPU Clusters

Aggregate the memory of multiple GPUs in a cluster into a distributed global address space


- Data access via put, get, atomic APIs
- Collective communication APIs

Communication integrated with CUDA execution model

- 1. GPU kernel-initiated operations
- 2. Operations on CUDA streams/graphs
- 3. CPU initiated operations

Can be used together with a CPU OpenSHMEM or MPI library for host memory communication

CUDA Fortran bindings are provided by the HPC SDK (See Fortran **CUDA** Interfaces documentation)




NCCL/NVSHMEM AND (CUDA) FORTRAN/OPENACC

- NCCL and NVSHMEM (CUDA) FORTRAN bindings are provided by the HPC SDK:
 - https://docs.nvidia.com/hpc-sdk/compilers/fortran-cuda-interfaces/index.html#iface-introduction
- OpenACC Interoperability enables interfacing with CUDA Streams:

- See Chapter 9: OpenACC and Interoperability in Chandrasekaran, Sunita, and Guido Juckeland. *OpenACC for Programmers: Concepts and Strategies*. Addison-Wesley Professional, 2017. (p 173 ff)
 - Code example: https://github.com/OpenACCUserGroup/openacc_concept_strategies_book/tree/master/Code_Examples/Chapter_09

CUDA-AWARE MPI



```
//MPI rank 0
MPI_Send(s_buf_d,size,MPI_BYTE,n-1,tag,MPI_COMM_WORLD);

//MPI rank n-1
MPI_Recv(r_buf_d,size,MPI_BYTE,0,tag,MPI_COMM_WORLD,&stat);
```

EXAMPLE: JACOBI SOLVER


Solves the 2D-Laplace Equation on a rectangle


$$\Delta u(x,y) = \mathbf{0} \ \forall \ (x,y) \in \Omega \setminus \delta \Omega$$

Dirichlet boundary conditions (constant values on boundaries)

$$u(x,y) = f(x,y) \ \forall \ (x,y) \in \delta\Omega$$

2D domain decomposition with n x k domains





EXAMPLE: JACOBI SOLVER

Multi GPU

While not converged


Do Jacobi step:

```
for (int iy=1; iy < ny-1; ++iy)
for (int ix=1; ix < nx-1; ++ix)
    u_new[ix][iy] = 0.0f - 0.25f*( u[ix-1][iy] + u[ix+1][iy] + u[ix][iy-1] + u[ix][iy+1]);</pre>
```

Exchange Halo with 1 to 4 neighbors

Swap u_new and u


Next iteration



EXAMPLE JACOBI

Top/Bottom Halo

```
#pragma acc host_data use_device ( u_new ) {
MPI_Sendrecv(u_new+offset_first_row, m-2, MPI_DOUBLE, t_nb, 0,
             u_new+offset_bottom_boundary, m-2, MPI_DOUBLE, b_nb, 0,
             MPI_COMM_WORLD, MPI_STATUS_IGNORE);
MPI_Sendrecv(u_new+offset_last_row, m-2, MPI_DOUBLE, b_nb, 1,
             u_new+offset_top_boundary, m-2, MPI_DOUBLE, t_nb, 1,
             MPI_COMM_WORLD, MPI_STATUS_IGNORE);
MPI_Sendrecv(u_new_d+offset_first_row, m-2, MPI_DOUBLE, t_nb, 0,
             u_new_d+offset_bottom_boundary, m-2, MPI_DOUBLE, b_nb, 0,
             MPI_COMM_WORLD, MPI_STATUS_IGNORE);
MPI_Sendrecv(u_new_d+offset_last_row, m-2, MPI_DOUBLE, b_nb, 1,
            u_new_d+offset_top_boundary, m-2, MPI_DOUBLE, t_nb, 1,
             MPI_COMM_WORLD, MPI_STATUS_IGNORE);
```



EXAMPLE JACOBI

Top/Bottom Halo


```
CUDA-aware
#pragma acc update host(u_new[offset_first_row:m-2],u_new[offset_last_row:m-2])
                                                                                                             MPI
MPI_Sendrecv(u_new+offset_first_row, m-2, MPI_DOUBLE, t_nb, 0,
             u_new+offset_bottom_boundary, m-2, MPI_DOUBLE, b_nb, 0,
             MPI_COMM_WORLD, MPI_STATUS_IGNORE);
MPI_Sendrecv(u_new+offset_last_row, m-2, MPI_DOUBLE, b_nb, 1,
             u_new+offset_top_boundary, m-2, MPI_DOUBLE, t_nb, 1,
             MPI_COMM_WORLD, MPI_STATUS_IGNORE);
#pragma acc update device(u_new[offset_top_boundary:m-2],u_new[offset_bottom_boundary:m-2])
//send to bottom and receive from top top bottom omitted
cudaMemcpy( u_new+offset first row,
             u_new_d+offset_first_row, (m-2)*sizeof(double), cudaMemcpyDeviceToHost);
MPI_Sendrecv(u_new+offset_first_row, m-2, MPI_DOUBLE, t_nb, 0,
             u_new+offset_bottom_boundary, m-2, MPI_DOUBLE, b_nb, 0,
             MPI COMM WORLD, MPI STATUS IGNORE);
cudaMemcpy( u_new_d+offset_bottom_boundary,
             u_new+offset_bottom_boundary, (m-2)*sizeof(double), cudaMemcpyDeviceToHost);
```


without

EXAMPLE: JACOBI

Left/Right Halo

```
//right neighbor omitted
  std::for_each(std::execution::par_unseq,
                std::ranges::views::iota(∅), n-2,
                [=](Index_t i) {
                    to_left[i] = u_new[(i+1)*m+1];
                });
 MPI_Sendrecv( to_left, n-2, MPI_DOUBLE, l_nb, 0,
ISO C
                from_right, n-2, MPI_DOUBLE, r_nb, 0,
                MPI_COMM_WORLD, MPI_STATUS_IGNORE );
  std::for_each(std::execution::par_unseq,
                std::ranges::views::iota(∅), n-2,
                [=](Index_t i) {
                    u_new[(m-1)+(i+1)*m] = from_right[i];
                });
```







EXAMPLE: JACOBI

Left/Right Halo

```
//right neighbor omitted
#pragma acc parallel loop present ( u_new, to_left )
for ( int i=0; i<n-2; ++i )
   to_left[i] = u_new[(i+1)*m+1];
#pragma acc host_data use_device ( from_right, to_left ) {
  MPI_Sendrecv( to_left, n-2, MPI_DOUBLE, l_nb, 0,
                from_right, n-2, MPI_DOUBLE, r_nb, 0,
                MPI_COMM_WORLD, MPI_STATUS_IGNORE );
#pragma acc parallel loop present ( u_new, from_right )
for ( int i=0; i<n-2; ++i )
    u_new[(m-1)+(i+1)*m] = from_right[i];
```







EXAMPLE: JACOBI

Left/Right Halo

```
//right neighbor omitted
pack<<<gs,bs,∅,s>>>(to_left_d, u_new_d, n, m);
cudaStreamSynchronize(s);
 MPI_Sendrecv( to_left_d, n-2, MPI_DOUBLE, l_nb, 0,
                from_right_d, n-2, MPI_DOUBLE, r_nb, 0,
               MPI_COMM_WORLD, MPI_STATUS_IGNORE );
unpack<<<gs,bs,∅,s>>>(u_new_d, from_right_d, n, m);
```








LAUNCH MPI+CUDA/OPENACC PROGRAMS


Launch one process per GPU

```
MVAPICH: $ MV2_USE_CUDA=1 mpirun -np ${np} ./myapp <args>
Open MPI: CUDA-aware features are enabled per default
Cray: MPICH_RDMA_ENABLED_CUDA
IBM Spectrum MPI: $ mpirun -gpu -np ${np} ./myapp <args>
ParaStation MPI: $ PSP_CUDA=1 mpirun -np ${np} ./myapp <args>
```













How to determine the local rank? - MPI-3

```
MPI_Comm local_comm;
MPI_CALL(MPI_Comm_split_type(MPI_COMM_WORLD, MPI_COMM_TYPE_SHARED, rank, MPI_INFO_NULL, &local_comm));
MPI_CALL(MPI_Comm_rank(local_comm, &local_rank));
MPI_CALL(MPI_Comm_free(&local_comm));
```









GPU-affinity

Use local rank:

```
int local_rank = //determine local rank
int num_devs = 0;
cudaGetDeviceCount(&num_devs);
cudaSetDevice(local_rank%num_devs);
Needed if resource
manager handles GPU
affinity
```

UCX TIPS AND TRICKS


Example binding script

```
case ${SLURM_LOCALID} in
  0)
       export CUDA_VISIBLE_DEVICES=0
       export UCX_NET_DEVICES=mlx5_1:1
       CPU_BIND=18-23
      ; ;
       export CUDA_VISIBLE_DEVICES=1
       export UCX_NET_DEVICES=mlx5_0:1
       CPU_BIND=6-11
      ;;
   2)
       export CUDA_VISIBLE_DEVICES=2
       export UCX_NET_DEVICES=mlx5_3:1
      CPU_BIND=42-47
      ;;
   3)
       export CUDA_VISIBLE_DEVICES=3
       export UCX_NET_DEVICES=mlx5_2:1
      CPU_BIND=30-35
      · ·
esac
numactl --physcpubind=${CPU_BIND} $*
```

```
[kraus1@jwb0007]$ nvidia-smi topo -m
        GPU0
                GPU1
                       GPU2
                                GPU3
                                                       mlx5_2 mlx5_3
                                                                       CPU Affinity
                                                                                        NUMA Affinity
                                        mlx5_0 mlx5_1
                NV4
                                                PIX
                                                       SYS
GPU0
                       NV4
                                        SYS
                                                                SYS
                                                                       18-23,66-71
        NV4
                                                        SYS
                       NV4
                                                                SYS
                                                                       6-11,54-59
GPU1
                                        PIX
                                                SYS
GPU2
        NV4
                NV4
                        X
                                NV4
                                        SYS
                                               SYS
                                                       SYS
                                                                PIX
                                                                       42-47, 90-95
GPU3
        NV4
                NV4
                       NV4
                                        SYS
                                                        PIX
                                                                SYS
                                                SYS
                                                                       30-35, 78-83
mlx5_0
       SYS
                PIX
                        SYS
                                SYS
                                                SYS
                                                        SYS
                                                                SYS
                                        X
                                                                SYS
mlx5_1 PIX
               SYS
                        SYS
                                        SYS
                                                        SYS
                                SYS
mlx5_2 SYS
                SYS
                        SYS
                                                                SYS
                                        SYS
                                                SYS
mlx5_3 SYS
                SYS
                        PIX
                                        SYS
                                                       SYS
                                SYS
                                                SYS
Legend:
       = Self
       = Connection traversing PCIe as well as the SMP interconnect between NUMA nodes (e.g., QPI/UPI)
  NODE = Connection traversing PCIe as well as the interconnect between PCIe Host Bridges within a NUMA node
       = Connection traversing PCIe as well as a PCIe Host Bridge (typically the CPU)
        Connection traversing multiple PCIe bridges (without traversing the PCIe Host Bridge)
       = Connection traversing at most a single PCIe bridge
       = Connection traversing a bonded set of # NVLinks
```


UNIFIED VIRTUAL ADDRESSING

- One address space for all CPU and GPU memory
 - Determine physical memory location from a pointer value
 - Enable libraries to simplify their interfaces (e.g. MPI and cudaMemcpy)
- Supported on devices with compute capability 2.0+ for
 - 64-bit applications on Linux and Windows (+TCC)




NVIDIA GPUDIRECT

Peer to Peer Transfers



NVIDIA GPUDIRECT

Support for RDMA



CUDA-AWARE MPI

Example:

MPI Rank 0 MPI_Send from GPU Buffer

MPI Rank 1 MPI_Recv to GPU Buffer


Show how CUDA+MPI works in principle

Depending on the MPI implementation, message size, system setup, ... situation might be different

Two GPUs in two nodes

GPU TO REMOTE GPU


CUDA-aware MPI with support for GPUDirect RDMA



OSU_BW NSIGHT SYSTEMS TIMELINE


Internode with GPUDirect RDMA on JUWELS Booster

nsys profile --gpu-metrics-device=0 --trace=mpi,ucx,cuda -o osu_bw.internode.GDR.%q{SLURM_PROCID}



GPU TO REMOTE GPU


CUDA-aware MPI without support for GPUDirect



OSU_BW NSIGHT SYSTEMS TIMELINE


Internode without GPUDirect on JUWELS Booster

nsys profile --gpu-metrics-device=0 --trace=mpi,ucx,cuda -o osu_bw.internode.noGDR.%q{SLURM_PROCID}



GPU TO REMOTE GPU


MPI without CUDA support



OSU_BW NSIGHT SYSTEMS TIMELINE


Internode MPI without CUDA support on JUWELS Booster

nsys profile --gpu-metrics-device=0 --trace=mpi,ucx,cuda -o osu_bw.internode.noCUDAMPI.%q{SLURM_PROCID}



PERFORMANCE RESULTS GPUDIRECT RDMA


OpenMPI 4.1.0RC1 + UCX 1.9.0 on JUWELS Booster



Latency (1 byte) 4.27 us 24.56 us 25.64 us

PERFORMANCE RESULTS GPUDIRECT P2P

OpenMPI 4.1.0RC1 + UCX 1.9.0 on JUWELS Booster



Latency (1 byte) 2.45 us 22.01 us 23.50 us

UCX TIPS AND TRICKS

Check setting and knobs with ucx_info

```
$ ucx_info -caf | grep -B9 UCX_RNDV_SCHEME

#
# Communication scheme in RNDV protocol.


# get_zcopy - use get_zcopy scheme in RNDV protocol.

# put_zcopy - use put_zcopy scheme in RNDV protocol.

# auto - runtime automatically chooses optimal scheme to use.

#
# syntax: [get_zcopy|put_zcopy|auto]

#
UCX_RNDV_SCHEME=auto
```



© 2022 Unified Communication X: https://openucx.org/license/

UCX TIPS AND TRICKS

https://github.com/openucx/ucx/wiki/UCX-environment-parameters

UCX_NET_DEVICES: To select HCA for optimal GPU-HCA affinity, should not be necessary with UCX 1.9 or newer

UCX_TLS: Select transports to use, default: all

cuda is an alias for: cuda_copy, cuda_ipc, gdr_copy

To run without any GPUDirect flavor set UCX_TLS to only include cuda_copy, e.g. UCX_TLS=rc,sm,cuda_copy and UCX_IB_GPU_DIRECT_RDMA=no (rc transport uses GPUDirect RDMA otherwise).

Parastation MPI also has PSP_CUDA_ENFORCE_STAGING=1.

UCX_MEMTYPE_CACHE: Set to n to disable mem type cache. Sometimes necessary if the CUDA runtime is linked statically!

HIERARCHICAL COMMUNICATION ALGORITHMS LIBRARY HCOLL

Library for software

Hierarchical COmmunication aLgorithms (HCOL) - CPU and GPU data

NCCL - GPU data*

and hardware

Scalable Hierarchical Aggregation and Reduction Protocol (SHARP - in Network/Switch)

Collectives Offload Resource Engine (CORE-Direct - HCA offloading)

accelerated collectives.

To be evolved into the UCF project Unified Collective Communications (UCC): https://github.com/openucx/ucc


First release as part of HPC-X v2.11

Used by HPC-X, other MPI implementations can link libhcoll.so, e.g. OpenMPI

HCOLL predecessor was Fabric Collective Accelerator (FCA)


ACCELERATED MPI COLLECTIVES

HPC-X 2.10 + UCX 1.12.0 on Selene



ACCELERATED MPI COLLECTIVES

HPC-X 2.10 + UCX 1.12.0 + NCCL 2.11.4 on Selene



NCCL ACCELERATED MPI COLLECTIVES

Limitations

NCCL accelerated collective do not work with MPS!

Thread Mode	Blocking Collectives	Non-Blocking Collectives
thread-single	Any communicator	COMM_WORLD only
thread-funneled	Any communicator	COMM_WORLD only
thread-serialized	Any communicator	COMM_WORLD only
thread-multiple	COMM_WORLD only	COMM_WORLD only

Limitations apply to HCOLL and similar limitations will apply to UCC!

HCOLL NCCL backend requires opt-in by setting: HCOLL_CUDA_BCOL=nccl

CAVEAT: HCOLL does not enforce these restrictions so apps my run into deadlocks if they opt into the NCCL backend and use an unsupported combination!

GPU ACCELERATION OF LEGACY MPI APPS

Typical legacy application

MPI parallel

Single or few threads per MPI rank (e.g. OpenMP)

Running with multiple MPI ranks per node

GPU acceleration in phases


Proof of concept prototype, ...

Great speedup at kernel level

Application performance misses expectations


MULTI PROCESS SERVICE (MPS)


For Legacy MPI Applications



PROCESS SHARING GPU WITHOUT MPS


No Overlap






PROCESSES SHARING GPU WITHOUT MPS


Context Switch Overhead



PROCESS SHARING GPU WITH MPS


Maximum Overlap






PROCESSES SHARING GPU WITH MPS

No Context Switch Overhead



MPS CASE STUDY: RELION



USING MPS

No application modifications necessary


Not limited to MPI applications

MPS control daemon

Spawn MPS server upon CUDA application startup

On CC 7.0+ supports limited execution resource provisioning for Quality of Service (QoS). -> CUDA_MPS_ACTIVE_THREAD_PERCENTAGE

nvidia-smi -c EXCLUSIVE_PROCESS
nvidia-cuda-mps-control -d



TOOLS FOR CUDA APPLICATIONS

Memory checking: compute-sanitizer

Debugging: cuda-gdb

Profiling: NVIDIA Nsight Systems

APPROACHES FOR MULTI-PROCESS TOOLS

- Tools usually run on a single process adapt for highly distributed applications?
 - Bugs in parallel programs are often serial bugs in disguise
- Common MPI paradigm: Workload distributed; bug classes/performance similar for all processes
 - Not: Load imbalance, parallel race conditions; require parallel tools
- Ergo: Run tool N times in parallel, have N output files, only look at 1 (or 2, ...)
- %q{ENV_VAR} supported by all the NVIDIA tools discussed here, embed environment variable in file name
 - ENV_VAR should be one set by the process launcher, unique ID
 - Evaluated only once tool starts running (on compute node) not when launching job
- Other tools: Use a launcher script, for late evaluation

```
OpenMPI:
OMPI_COMM_WORLD_RANK
OMPI_COMM_WORLD_LOCAL_RANK
```

```
MVAPICH2:

MV2_COMM_WORLD_RANK

MV2_COMM_WORLD_LOCAL_RANK
```

```
Slurm:
SLURM_PROCID
SLURM LOCALID
```

https://www.open-mpi.org/faq/?category=running#mpi-environmental-variables
http://mvapich.cse.ohio-state.edu/static/media/mvapich/mvapich2-2.2-userguide.html#x1-32100013
https://slurm.schedmd.com/srun.html#SECTION_OUTPUT-ENVIRONMENT-VARIABLES

COMPUTE-SANITIZER

Functional correctness checking suite for GPU

- compute-sanitizer is a collection of tools
- memcheck (default) tool comparable to Valgrind's memcheck.
- Other tools include
 - racecheck: shared memory data access hazard detector
 - initcheck: uninitialized device global memory access detector
 - synccheck: identify whether a CUDA application is correctly using synchronization primitives
- Example run:

```
srun -n 4 compute-sanitizer \
--log-file jacobi.%q{SLURM_PROCID}.log \
--save jacobi.%q{SLURM_PROCID}.compute-sanitizer \
./jacobi -niter 10
```

- Stores (potentially very long) text output in *.log file, raw data separately, once per process.
- Compile with –lineinfo to get generate line correlation for device code

COMPUTE-SANITIZER

Anatomy of an error

- Look into log file, or use compute-sanitizer --read <save file>
- Actual output can be very long, if many GPU threads produce (similar) errors.

• We introduced an off-by-one error in line 60 ourselves:

```
a_new[iy * nx + (nx - 1) + 1] = y0;
```

USING CUDA-GDB WITH MPI

- Compile with host –g and device debug symbols –G (slow!)
- Launcher (mpirun/srun/...) complicates starting process inside debugger
- Workaround: Attach later

```
#include <unistd.h>
if (rank == 0) {
   char name[255]; gethostname(name, sizeof(name)); bool attached;
   printf("rank %d: pid %d on %s ready to attach\n", rank, getpid(), name);
   while (!attached) { sleep(5); }
}
```

Launch process, sleep on particular rank

```
$ srun -n 4 ./jacobi -niter 10
rank 0: pid <mark>28920</mark> on jwb0001.juwels ready to attach
```

Then attach from another terminal (may need more flags)

```
[jwlogin]$ srun -n 1 --jobid ${JOBID} --pty bash -i
[jwb0001]$ cuda-gdb --attach <mark>28920</mark>
```

Wake up sleeping process and continue debugging normally

```
(cuda-gdb) set var attached=true
```

USING CUDA-GDB WITH MPI

Environment variables for easier debugging

• Automatically wait for attach on exception without code changes:

```
$ CUDA_DEVICE_WAITS_ON_EXCEPTION=1 srun ./jacobi -niter 10 Single GPU jacobi relaxation: 10 iterations on 16384 x 16384 mesh with norm check every 1 iterations jwb0129.juwels: The application encountered a device error and CUDA_DEVICE_WAITS_ON_EXCEPTION is set. You can now attach a debugger to the application (PID 31562) for inspection.
```

Same as before, go to node and attach cuda-gdb:

```
$ cuda-gdb --pid 31562
CUDA Exception: Warp Illegal Address
The exception was triggered at PC 0x508ca70 (jacobi_kernels.cu:88)

Thread 1 "jacobi" received signal CUDA_EXCEPTION_14, Warp Illegal Address.
[Switching focus to CUDA kernel 0, grid 4, block (0,0,0), thread (0,20,0), device 0, sm 0, warp 21, lane 0]
0x0000000000508ca80 in jacobi_kernel<32, 32><<<(512,512,1),(32,32,1)>>> (/*...*/) at jacobi_kernels.cu:88

real foo = *((real*)nullptr);
```

DEBUGGING MPI+CUDA APPLICATIONS

More environment variables for offline debugging

- With CUDA_ENABLE_COREDUMP_ON_EXCEPTION=1 core dumps are generated in case of an exception
 - CUDA_ENABLE_LIGHTWEIGHT_COREDUMP=1 does not dump application memory faster
 - Can be used for post-mortem debugging
 - Helpful if live debugging is not possible
- Enable/Disable CPU part of core dump (enabled by default)
 - CUDA_ENABLE_CPU_COREDUMP_ON_EXCEPTION
- Specify name of core dump file with CUDA_COREDUMP_FILE
- Open GPU

```
(cuda-gdb) target cudacore core.cuda
```

Open CPU+GPU

(cuda-gdb) target core core.cpu core.cuda

EXAMPLE: OPENING A CORE DUMP


Running and generating the core file

```
$ CUDA_ENABLE_COREDUMP_ON_EXCEPTION=1 CUDA_ENABLE_LIGHTWEIGHT_COREDUMP=1 srun ./jacobi -niter 10
Single GPU jacobi relaxation: 10 iterations on 16384 x 16384 mesh with norm check every 1 iterations
srun: error: jwb0021: tasks 0-3: Aborted (core dumped)
$ ls core*
core.jwb0021.juwels.23959 core_1633801834_jwb0021.juwels_23959.nvcudmp ...
```

And opening the core dump in cuda-gdb

SPECIALIZED PARALLEL DEBUGGERS

with CUDA Support



- cuda-gdb can debug multiple processes (add-inferior), although...
- For truly parallel bugs (e.g. multi-node, multi-process race conditions), third-party tools offer more convenience
 - Or enable "live" analysis in the first place
- ARM DDT
- Perforce TotalView (screenshot)

THE NSIGHT SUITE COMPONENTS

How the pieces fit together




Nsight Systems: Coarse-grained, whole-application



Nsight Compute: Fine-grained, kernel-level

- NVTX: Support and structure across tools
- Main purpose: Performance optimization
 - But at their core, advanced measurement tools



USING NSIGHT SYSTEMS

Recording with the CLI

Use the command line


```
srun nsys profile --trace=cuda,nvtx,mpi --output=my_report.%q{SLURM_PROCID} ./jacobi -niter 10
```

- Inspect results: Open the report file in the GUI
 - Also possible to get details on command line
 - Either add --stats to profile command line, or: nsys stats --help
- Runs set of reports on command line, customizable (sqlite + Python):
 - Useful to check validity of profile, identify important kernels

```
Running [.../reports/gpukernsum.py jacobi_metrics_more-nvtx.0.sqlite]...
        Total Time (ns) Instances Avg (ns) Med (ns) Min (ns) Max (ns) StdDev (ns)
Time(%)
                                                                                                 Name
                                                                                        void jacobi_kernel
   99.9
                                                                              1245121.7
               36750359
                                   1837518.0
                                              1838466.5
                                                           622945
                                                                   3055044
                               20
                                                                                        initialize_boundaries/
                                                                                 5498.5
                  22816
                                     11408.0
                                                11408.0
                                                            7520
                                                                     15296
```

USING NSIGHT SYSTEMS

visualize reports




COMMUNITY PROFILING TOOLS

Specialized for large-scale distributed analysis

- Detecting issues at scale of thousands of GPUs (and processes)
 - Need to slice and dice data, too much to make sense of raw data
- Common measurement/instrumentation infrastructure: Score-P
 - Prefix all compilation/linker commands with scorep –cuda
- GPU data integration
 - CUDA profiling tools interface (CUPTI)
- Run the application to collect...
 - profiling data
 - tracing data
- ... and analyze with
 - TAU
 - Vampir
 - (selection of tools not exhaustive)
- Tracing in particular: Careful tuning to keep overhead low (filtering)









VAMPIR

- Analyze multi-process patterns
- What you can see in screenshot
 - Main timeline
 - Function summary
- Example analysis: Pinpoint MPI message relationships
 - e.g. late sender issues
- https://vampir.eu/



COMMUNICATION + COMPUTATION OVERLAP

ParaStationMPI 5.4.10-1 - JUWELS Booster - NVIDIA A100 40 GB - Jacobi on 17408x17408




MULTI GPU JACOBI NSIGHT SYSTEMS TIMELINE

MPI 8 NVIDIA A100 40GB on JUWELS Booster



COMMUNICATION + COMPUTATION OVERLAP



MPI COMMUNICATION + COMPUTATION OVERLAP

CUDA

```
launch_jacobi_kernel(a_new, a, 12_norm_d, iy_start, (iy_start + 1), nx, comm_stream);
launch_jacobi_kernel(a_new, a, l2_norm_d, (iy_end - 1), iy_end, nx, comm_stream);
launch_jacobi_kernel(a_new, a, l2_norm_d, (iy_start + 1), (iy_end - 1), nx, compute_stream);
const int top = rank > 0? rank - 1: (size - 1);
const int bottom = (rank + 1) % size;
cudaStreamSynchronize(comm_stream);
MPI_Sendrecv(a_new + iy_start * nx, nx, MPI_REAL_TYPE, top, 0,
            a_new + (iy_end * nx), nx, MPI_REAL_TYPE, bottom, 0, MPI_COMM_WORLD, MPI_STATUS_IGNORE);
MPI_Sendrecv(a_new + (iy_end - 1) * nx, nx, MPI_REAL_TYPE, bottom, 0,
             a_new, nx, MPI_REAL_TYPE, top, 0, MPI_COMM_WORLD, MPI_STATUS_IGNORE);
```

MPI COMMUNICATION + COMPUTATION OVERLAP

OpenACC

```
#pragma acc parallel loop present ( a_new, a ) async(1)
for ( ... )
    //Process top boundary
#pragma acc parallel loop present ( a_new, a ) async(1)
for ( ... )
   //Process bottom boundary
#pragma acc parallel loop present ( a_new, a ) async(2)
for ( ... )
   //Process inner domain
#pragma acc wait(1) //wait for boundaries
#pragma acc host_data use_device ( a_new ) {
    MPI_Sendrecv(a_new + iy_start * nx, nx, MPI_REAL_TYPE, top, ∅,
                a_new + (iy_end * nx), nx, MPI_REAL_TYPE, bottom, ∅, MPI_COMM_WORLD, MPI_STATUS_IGNORE);
    MPI_Sendrecv(a_new + (iy_end - 1) * nx, nx, MPI_REAL_TYPE, bottom, 0,
                a_new, nx, MPI_REAL_TYPE, top, ∅, MPI_COMM_WORLD, MPI_STATUS_IGNORE);
#pragma acc wait
                   //wait for iteration to finish
```


MULTI GPU JACOBI NSIGHT SYSTEMS TIMELINE

MPI Overlap 8 NVIDIA A100 40GB on JUWELS Booster



COMMUNICATION + COMPUTATION OVERLAP

ParaStationMPI 5.4.10-1 - JUWELS Booster - NVIDIA A100 40 GB - Jacobi on 17408x17408




MPI COMMUNICATION + COMPUTATION OVERLAP

```
launch_jacobi_kernel(a_new, a, 12_norm_d, (iy_start + 1), (iy_end - 1), nx, compute_stream);
launch_jacobi_kernel(a_new, a, l2_norm_d, iy_start, (iy_start + 1), nx, comm_stream);
launch_jacobi_kernel(a_new, a, l2_norm_d, (iy_end - 1), iy_end, nx, comm_stream);
launch_jacobi_kernel(a_new, a, 12_norm_d, (iy_start + 1), (iy_end - 1), nx, compute stream);
const int top = rank > 0? rank - 1 : (size - 1);
const int bottom = (rank + 1) % size;
cudaStreamSynchronize(comm_stream);
MPI_Sendrecv(a_new + iy_start * nx, nx, MPI_REAL_TYPE, top, 0,
            a_new + (iy_end * nx), nx, MPI_REAL_TYPE, bottom, 0, MPI_COMM_WORLD, MPI_STATUS_IGNORE);
MPI_Sendrecv(a_new + (iy_end - 1) * nx, nx, MPI_REAL_TYPE, bottom, 0,
             a_new, nx, MPI_REAL_TYPE, top, 0, MPI_COMM_WORLD, MPI_STATUS_IGNORE);
```

MULTI GPU JACOBI NSIGHT SYSTEMS TIMELINE

MPI Overlap 8 NVIDIA A100 40GB on JUWELS Booster




HIGH PRIORITY STREAMS

Improve scalability with high priority streams (available on CC 3.5+)

cudaStreamCreateWithPriority (cudaStream_t* pStream, unsigned int flags, int priority)

Use-case: MD-Simulations




MPI COMMUNICATION + COMPUTATION OVERLAP

with high priority streams

```
int leastPriority = 0;
int greatestPriority = leastPriority;
cudaDeviceGetStreamPriorityRange(&leastPriority, &greatestPriority);
cudaStream_t compute_stream;
cudaStream_t comm_stream;
cudaStreamCreateWithPriority(&compute_stream, cudaStreamDefault, leastPriority);
cudaStreamCreateWithPriority(&comm_stream, cudaStreamDefault, greatestPriority);
#ifdef _OPENACC
acc_set_cuda_stream ( compute_queue , compute_stream );
acc_set_cuda_stream ( comm_queue , comm_stream );
#endif /* _OPENACC */
```


MULTI GPU JACOBI NSIGHT SYSTEMS TIMELINE

MPI Overlap 8 NVIDIA A100 40GB on JUWELS Booster



COMMUNICATION + COMPUTATION OVERLAP

ParaStationMPI 5.4.10-1 - JUWELS Booster - NVIDIA A100 40 GB - Jacobi on 17408x17408



DETECTING CUDA-AWARENESS

```
ParaStation MPI and OpenMPI (since 2.0.0) via mpi-ext.h
```

Macro:

```
MPIX_CUDA_AWARE_SUPPORT
```

Function for runtime decisions

```
MPIX_Query_cuda_support()
```

See http://www.open-mpi.org/faq/?category=runcuda#mpi-cuda-aware-support

```
ParaStation MPI: MPI_INFO_ENV
```

```
MPI_Info_get(MPI_INFO_ENV, "cuda_aware",
             sizeof(is_cuda_aware)-1,is_cuda_aware,
             &api_available);
```

THANK YOU FOR YOUR ATTENTION

Any Questions?

- Github repository with MPI, NVSHMEM and NCCL implementations of a simple 2D Jacobi solver: https://github.com/NVIDIA/multi-gpuprogramming-models
- GTC Talk discussing the MPI, NVSHMEM and NCCL implementations of a simple 2D Jacobi solver: GTC April 2021 S31050 Multi-GPU Programming Models https://www.nvidia.com/en-us/on-demand/session/gtcspring21-s31050/
- Multi GPU Programming with MPI GTC Tutorial GTC 2022 S41018 https://www.nvidia.com/en-us/on-demand/session/gtcspring22- s41018/ (large overlap with todays presentation)
- SC/ISC Tutorial: Efficient Distributed GPU Programming for Exascale: https://github.com/FZJ-JSC/tutorial-multi-gpu
 - Includes CUDA-aware MPI, NVSHMEM and NCCL hands on.