





A





B



D



STM32F767IIT6

SOUTH HDR HARNESS
S HEADERNORTH HDR HARNESS
N HEADEREAST HDR HARNESS
E HEADER


Title STM32F767IIT6		CAESAR LAB, Faculty of Engineering Kasetsart University, 50 Ngam Wong Wan Rd, Lat Yao Chatuchak, Bangkok 10900
Size: A3	Number: FONTAE-DEVKIT	Revision: 1.0
Date: 3/7/2019	Sheet 2 of 10	
File: STM32F767IIT6.SchDoc	Drawn By: Dechawat Srisaiyud	

Note:
Red wire is shared pin. please use carefully.



A

A

Title **SDRAM**Size: **A4** Number: **FONTAE-DEVKIT**Revision: **1.0**Date: **3/7/2019**Sheet **3** of **10**

CAESAR LAB,
Faculty of Engineering
Kasetsart University,
50 Ngam Wong Wan Rd.
Lat Yao Chatuchak,
Bangkok 10900

File: **SDRAM.SchDoc**Drawn By: **Dechawat Srisaiyud**

A

A

B


B

C

C

D

D

Title **QSPI Flash & EEPROM**Size: **A4** Number: **FONTAE-DEVKIT**Revision: **1.0**Date: **3/7/2019**Sheet **4** of **10**

CAESAR LAB.
Faculty of Engineering
Kasetsart University,
50 Ngam Wong Wan Rd.
Lat Yao Chatuchak,
Bangkok 10900

File: **FLASH_EEPROM.SchDoc**Drawn By: **Dechawat Srisaiyud**

A

A

B


B

C

C

D

D



Title **Micro SD Card Socket**

Size: **A4** Number: **FONTAE-DEVKIT**

Revision: **1.0**

Date: **3/7/2019**

Sheet **5** of **10**

File: **USDCARD.SchDoc**

CAESAR LAB.
Faculty of Engineering
Kasetsart University,
50 Ngam Wong Wan Rd.
Lat Yao Chatuchak,
Bangkok 10900



A

A

B

B


C

C

D

D

OV7725 Module Header



Title ***Camera Sensor OV7725 Module Header***

Size: **A4** Number: **FONTAE-DEVKIT** Revision: **1.0**

Date: **3/7/2019** Sheet **6** of **10**


File: **CAMERA.SchDoc** Drawn By: **Dechawat Srisaiyud**

CAESAR LAB.
Faculty of Engineering
Kasetsart University,
50 Ngam Wong Wan Rd.
Lat Yao Chatuchak,
Bangkok 10900




A

A



B

B



C

C

Title **USB OTG**Size: **A4** Number: **FONTAE-DEVKIT**Revision: **1.0**Date: **3/7/2019**Sheet **7** of **10**File: **USB_OTG.SchDoc**

CAESAR LAB,
Faculty of Engineering
Kasetsart University,
50 Ngam Wong Wan Rd.
Lat Yao Chatuchak,
Bangkok 10900



A

A

B


B

C

C

D

D

Title **SPBTLE-RF**Size: **A4** Number: **FONTAE-DEVKIT** Revision: **1.0**Date: **3/7/2019** Sheet **8** of **10**File: **BLUETOOTH_LE.SchDoc**

CAESAR LAB.
Faculty of Engineering
Kasetsart University,
50 Ngam Wong Wan Rd.
Lat Yao Chatuchak,
Bangkok 10900



A

A

B

B

C

C




D

D



Title PERIPHERAL			CAESAR LAB, Faculty of Engineering Kasetsart University, 50 Ngam Wong Wan Rd. Lat Yao Chatuchak, Bangkok 10900	
Size: A4	Number: FONTAE-DEVKIT	Revision: 1.0		
Date: 3/7/2019	Sheet 9 of 10			
File: PERIPHERAL.SchDoc	Drawn By: Dechawat Srisaiyud			





Note:
Red wire is shared pin. please use carefully.

Header

Title: **Header**

Size: **A4**

Number: **FONTAE-DEVKIT**

Revision: **1.0**

Date: **3/7/2019**


Sheet **10** of **10**


File: **HEADER.SchDoc**

CAESAR LAB.
Faculty of Engineering
Kasetsart University,
50 Ngam Wan Rd.
Lat Yao Chatuchak,
Bangkok 10900




I2C Pull-Up







Top Layer




GND Plane 1




Power Plane




Mid




GND Plane 2




Bottom Layer





Top Overlay




Bottom Overlay










Top Solder



Bottom Solder







KEEP OUT

