Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

x86: Add missing reg_opcode constraint to lockable INC #6566

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Jump to
Jump to file
Failed to load files.
Diff view
Diff view
8 changes: 4 additions & 4 deletions Ghidra/Processors/x86/data/languages/lockable.sinc
Original file line number Diff line number Diff line change
Expand Up @@ -716,7 +716,7 @@
}
@endif

:INC^lockx spec_m8 is vexMode=0 & lockx & unlock & byte=0xfe; spec_m8 ...
:INC^lockx spec_m8 is vexMode=0 & lockx & unlock & byte=0xfe; spec_m8 & reg_opcode=0 ...
{
build lockx;
build spec_m8;
Expand All @@ -726,7 +726,7 @@
build unlock;
}

:INC^lockx spec_m16 is vexMode=0 & lockx & unlock & opsize=0 & byte=0xff; spec_m16 ...
:INC^lockx spec_m16 is vexMode=0 & lockx & unlock & opsize=0 & byte=0xff; spec_m16 & reg_opcode=0 ...
{
build lockx;
build spec_m16;
Expand All @@ -736,7 +736,7 @@
build unlock;
}

:INC^lockx spec_m32 is vexMode=0 & lockx & unlock & opsize=1 & byte=0xff; spec_m32 ...
:INC^lockx spec_m32 is vexMode=0 & lockx & unlock & opsize=1 & byte=0xff; spec_m32 & reg_opcode=0 ...
{
build lockx;
build spec_m32;
Expand All @@ -747,7 +747,7 @@
}

@ifdef IA64
:INC^lockx spec_m64 is $(LONGMODE_ON) & vexMode=0 & lockx & unlock & opsize=2 & byte=0xff; spec_m64 ...
:INC^lockx spec_m64 is $(LONGMODE_ON) & vexMode=0 & lockx & unlock & opsize=2 & byte=0xff; spec_m64 & reg_opcode=0 ...
{
build lockx;
build spec_m64;
Expand Down