

VHDL QUICK REFERENCE CARD

Revision 2.1

Grouping () Optional {} Repeated Alternative As is CAPS User Identifier bold VHDI -1993 italic

1. LIBRARY UNITS

```
[{use clause}]
entity ID is
 [generic ({ID : TYPEID [:= expr];});]
 [port ({ID : in | out | inout TYPEID [:= expr];});]
 [{declaration}]
[beain
 {parallel statement}]
end [entity] ENTITYID:
[{use clause}]
architecture ID of ENTITYID is
 [{declaration}]
beain
 [{parallel statement}]
end [architecture] ARCHID;
[{use clause}]
package ID is
 [{declaration}]
end [package] PACKID;
[{use_clause}]
package body ID is
 [{declaration}]
end [package body] PACKID:
[{use_clause}]
configuration ID of ENTITYID is
for ARCHID
 [{block config | comp config}]
end for;
end [configuration] CONFID;
use clause::=
 library ID;
 [{use LIBID.PKGID[. all | DECLID];}]
```

```
block config::=
     for LABELID
        [{block_config | comp_config}]
     end for;
   comp config::=
     for all | LABELID : COMPID
        (use entity [LIBID.]ENTITYID (( ARCHID ))
           [[generic map ( {GENID => expr.} )]
            port map ({PORTID => SIGID | expr,})];
        Ifor ARCHID
           [{block_config | comp_config}]
        end for:1
        end for;) |
        (use configuration [LIBID.]CONFID
           [[generic map ({GENID => expr.,})]
           port map ({PORTID => SIGID | expr,})];)
     end for:
2. DECLARATIONS
  2.1. Type declarations
   type ID is ( {ID,} );
   type ID is range number downto | to number;
   type ID is array ( {range | TYPEID ,}) of TYPEID;
   type ID is record
     {ID: TYPEID;}
   end record;
   type ID is access TYPEID;
   type ID is file of TYPEID;
   subtype ID is SCALARTYPID range range;
   subtype ID is ARRAYTYPID( {range,});
   subtype ID is RESOLVFCTID TYPEID;
   range ::=
     (integer | ENUMID to | downto integer | ENUMID) |
     (OBJID'[reverse_]range) | (TYPEID range <>)
 2.2. OTHER DECLARATIONS
   constant ID: TYPEID:= expr:
   [shared| variable ID : TYPEID [:= expr];
   signal ID: TYPEID [:= expr];
   file ID: TYPEID (is in | out string;) |
     (open read_mode | write_mode |
      append mode is string;)
   alias ID: TYPEID is OBJID;
   attribute ID: TYPEID;
   attribute ATTRID of OBJID | others | all : class is expr;
   class ::=
     entity | architecture | configuration |
```

```
component ID [is]
      [generic ( {ID : TYPEID [:= expr];} );]
      [port ({ID : in | out | inout TYPEID [:= expr];});]
    end component [COMPID];
    [impure | pure] function ID
      [( {[constant | variable | signal | file] ID :
        in | out | inout TYPEID [:= expr];})]
      return TYPEID (is
    begin
      {sequential_statement}
    end [function] ID];
    procedure ID[({[constant | variable | signal] ID :
                  in | out | inout TYPEID [:= expr];})]
    lis begin
      [{sequential statement}]
    end [procedure] ID];
    for LABELID | others | all : COMPID use
      (entity [LIBID.]ENTITYID [( ARCHID )]) |
      (configuration [LIBID.]CONFID)
         [[generic map ( {GENID => expr,} )]
          port map ( {PORTID => SIGID | expr,} )];
3. EXPRESSIONS
    expression ::=
      (relation and relation) | (relation nand relation) |
      (relation or relation) | (relation nor relation) |
      (relation xor relation) | (relation xnor relation)
                  shexpr [relop shexpr]
    relation ::=
    shexpr ::=
                   sexpr [shop sexpr]
    sexpr ::=
                   [+|-] term {addop term}
    term ::=
                   factor (mulop factor)
    factor ::=
      (prim [** prim]) | (abs prim) | (not prim)
      literal | OBJID | OBJID'ATTRID | OBJID({expr,})
      | OBJID(range) | ({[choice [{| choice}] =>] expr,})
      | FCTID({[PARID =>] expr,}) | TYPEID'(expr) |
      TYPEID(expr) | new TYPEID['(expr)] | ( expr )
                  sexpr | range | RECFID | others
    choice ::=
  3.1. OPERATORS, INCREASING PRECEDENCE
                and | or | xor | nand | nor | xnor
    logop
    relop
                = | /= | < | <= | > | >=
                sli | sri | sla | sra | roi | ror
    shop
    addop
               + | - | &
                * | / | mod | rem
    mulop
    miscop
               ** | abs | not
```

© 1995-1998 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

See reverse side for additional information

procedure | function | package | type |

subtype | constant | signal | variable |

component | label

4.	SEQUENTIAL STATEMENTS
	wait [on {SIGID,}] [until expr] [for time];
	assert expr [report string] [severity note warning error failure];
	report string [severity note warning error failure];
	SIGID <= [transport] [[reject TIME] inertial] {expr [after time],};
	VARID := expr;
	PROCEDUREID[({[PARID =>] expr,})];
	[LABEL:] if expr then {sequential_statement} [{elsif expr then
	{sequential_statement}}]
	[else
	{sequential_statement}] end if [LABEL];
	[LABEL:] case expr is {when choice [{ choice}] => (cogniting statement)}
	{sequential_statement}} end case [LABEL];
	[LABEL:] [while expr] loop {sequential_statement}
	end loop [LABEL];
	[LABEL:] for ID in range loop {sequential_statement} end loop [LABEL];
	next [LOOPLBL] [when expr];
	exit [LOOPLBL] [when expr];
	return [expression];
	null;
5.	PARALLEL STATEMENTS
	LABEL: block [is] [generic ({ID: TYPEID;}); [generic map ({[GENID =>] expr,});]] [port ({ID: in out inout TYPEID});
	<pre>[port map ({[PORTID =>] SIGID expr,})];] [{declaration}] begin</pre>
	[{parallel_statement}] end block [LABEL];
	[LABEL:] [postponed] process [({SIGID,})] [{declaration}]
	begin [{sequential_statement}] end [postponed] process [LABEL];
	<pre>[LBL:] [postponed] PROCID({[PARID =>] expr,});</pre>
	[LABEL:] [postponed] assert expr [report string] [severity note warning error failure];

© 1995-1998 Qualis Design Corporation

4 SEQUENTIAL STATEMENTS

[LABEL:] [postponed] SIGID <= [transport] [[reject TIME] inertial] [{{expr [after TIME,]} unaffected when expr else}] {expr [after TIME,]} unaffected;		
<pre>[LABEL:] [postponed] with expr select SIGID <= [transport] [[reject TIME] inertial] {{expr [after TIME,]} unaffected when choice [{ choice}]};</pre>		
LABEL: COMPID [[generic map ({GENID => expr,})] port map ({[PORTID =>] SIGID expr,})];		
LABEL: entity [LIBID.]ENTITYID [(ARCHID)] [[generic map ({GENID => expr,})] port map ({[PORTID =>] SIGID expr,})];		
LABEL: configuration [LIBID.]CONFID [[generic map ({GENID => expr,})] port map ({[PORTID =>] SIGID expr,})];		
LABEL: if expr generate [{parallel_statement}] end generate [LABEL];		
LABEL: for ID in range generate [{parallel_statement}] end generate [LABEL];		
PREDEFINED ATTRIBUTES		
TVDIDII D .		

6.

TYPID'base	Base type	
TYPID'left	Left bound value	
TYPID'right	Right-bound value	
TYPID'high	Upper-bound value	
TYPID' low	Lower-bound value	
TYPID'pos(expr)	Position within type	
TYPID'val(expr)	Value at position	
TYPID'succ(expr)	Next value in order	
TYPID' pred(expr)	Previous value in order	
TYPID'leftof(expr)	Value to the left in order	
TYPID'rightof(expr)	Value to the right in order	
TYPID'ascending	Ascending type predicate	
TYPID'image(expr)	String image of value	
TYPID'value(string)	Value of string image	
ARYID'left[(expr)]	Left-bound of [nth] index	
ARYID'right[(expr)]	Right-bound of [nth] index	
ARYID'high[(expr)]	Upper-bound of [nth] index	
ARYID'low[(expr)]	Lower-bound of [nth] index	
ARYID'range[(expr)]	'left down/to 'right	
ARYID'reverse_range[(expr)] 'right down/to 'left		
ARYID'length[(expr)]	Length of [nth] dimension	
ARYID'ascending[(expr)		
SIGID'delayed[(TIME)] Delayed copy of signal		
SIGID'stable[(TIME)]	Signals event on signal	
SIGID'quiet[(TIME)]	Signals activity on signal	
SIGID'transaction	Toggles if signal active	
SIGID'event	Event on signal ?	
SIGID'active	Activity on signal?	
SIGID'last_event	Time since last event	
SIGID'last_active	Time since last active	
SIGID'last_value	Value before last event	

SIGID'driving Active driver predicate SIGID'driving_value Value of driver OBJID'simple_name Name of object OBJID'instance name Pathname of object OBJID'path_name Pathname to object

7. PREDEFINED TYPES

BOOLEAN True or false **INTEGER** 32 or 64 bits **NATURAL** Integers >= 0 **POSITIVE** Integers > 0 REAL Floating-point '0', '1' BIT_VECTOR(NATURAL) Array of bits **CHARACTER** 7-bit ASCII STRING(POSITIVE) Array of characters TIME hr, min, sec, ms, us, ns, ps, fs DELAY_LENGTH Time >= 0

8. PREDEFINED FUNCTIONS

NOW Returns current simulation time

DEALLOCATE(ACCESSTYPOBJ)

Deallocate dynamic object FILE_OPEN([status], FILEID, string, mode)

Open file

FILE_CLOSE(FILEID) Close file

9. LEXICAL ELEMENTS

Identifier ::= letter { [underline] alphanumeric } decimal literal ::= integer [. integer] [E[+|-] integer]

based literal ::=

integer # hexint [. hexint] # [E[+|-] integer]

B|O|X " hexint " bit string literal ::= comment ::= -- comment text

© 1995-1998 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

Qualis Design Corporation

Elite Consulting and Training in High-Level Design

Phone: +1-503-670-7200 FAX: +1-503-670-0809

E-mail: info@qualis.com com Web: http://www.qualis.com

Also available: 1164 Packages Quick Reference Card

Verilog HDL Quick Reference Card