

OLED DISPLAY MODULE

Application Notes

PRODUCT NUMBER	DD-25664YW-3A/4A with EVK board
	DD-25664BE-3A/4A with EVK board
	DD-25664WE-1A with EVK board
	DD-25664GE-1A with EVK board



TABLE OF CONTENTS

1	EVK SCHEMATIC	4
	1.1 DD-25664BE-3A/4A, DD-25664YW-3 1.2 DD-25664GE-1A	A/4A
2		
3	TIMING CHARACTERISTICS	7
3	3.2 68xx- Series MPU parallel interfact3.3 SPI(4 WIRE) INTERFACE	
4	CONNECTION BETWEEN OLED AND	EVK11
5	POWER DOWN AND POWER UP SEQU	JENCE13
6	HOW TO USE THE DD-25664XX-3A-4A	14

Product No.	DD-25664XX-3A/4A	REV. D
Flouuct No.		



REVISION RECORD

Rev.	Date	Page	Chapt.	Comment	ECR no.
A	28 th May 2008			First Issue	
В	13 Nov 2009	4 14	1 6	New EVK Schematic Recommended initial codes	
С	06 May 2010	5	1	Add schematic for DD-25664GE-1A	
D	15 Jun 2010			Add initialisation of the DD-25664GE-1A	


Product No.	DD-25664XX-3A/4A	REV. D
Floduct No.		

Page	3 / 17
------	--------



1 EVK Schematic

1.1 DD-25664BE-3A/4A , DD-25664YW-3A/4A




Product No.	DD-25664XX-3A/4A	REV. D

Page	4 / 17
------	--------



1.2 DD-25664GE-1A



Product No.	DD-25664XX-3A/4A	REV. D



2 SYMBOL DEFINITION

D0-D7: These pins are bi-directional data bus connecting to the MCU data bus. Unused pins are recommended to tie LOW. (Except for D2 pin in SPI mode)

E/RD#: This pin is MCU interface input.

When interfacing to a 6800-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is selected. When connecting to an 8080-microprocessor, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial interface is selected, this pin E(RD#) must be connected to VSS.

W/R#: This pin is read / write control input pin connecting to the MCU interface. When interfacing to a 6800-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode when LOW.

When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. When serial interface is selected, this pin R/W (WR#) must be connected to VSS.

D/C#: This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the content at D[7:0] will be interpreted as data. When the pin is pulled LOW, the content at D[7:0] will be interpreted as command.

RES#: This pin is reset signal input.

When the pin is pulled LOW, initialization of the chip is executed. Keep this pin pull HIGH during normal operation.

CS#: This pin is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW.

BS0/BS1: These pins are MCU interface selection input. See the following table:

BS[1:0]	Bus Interface Selection
00	4 line SPI
01	3 line SPI
10	8-bit 8080 parallel
11	8-bit 6800 parallel

VCC: This is the most positive voltage supply pin of the chip. It can be supplied externally or generated internally by using internal DC-DC voltage converter.

VDD: This is a voltage supply pin. It must be connected to external source.

VDDIO: Power supply for interface logic level. It should be matched with the MCU interface voltage level.

VCI: Low voltage power supply. VCI must always be equal to or higher than VDD and VDDIO.

VSS: This is a ground pin, it also as a reference for the logic pins and the OLED driving voltages. It must be connected to external ground.

NC: These pins should be left open individually.

Product No.	DD-25664XX-3A/4A	REV. D

Page	6 / 17
------	--------



3 Timing characteristics

3.1 80 Series MPU parallel interface

 $(V_{\text{DD}}$ - V_{SS} = 2.4 to 2.6V, $V_{\text{DDIO}}\text{=}1.6\text{V},\,V_{\text{CI}}$ = 3.3V, T_{A} = 25°C)

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	-	ns
t_{AS}	Address Setup Time	10	-	-	ns
t_{AH}	Address Hold Time	0	-	1	ns
t_{DSW}	Write Data Setup Time	40	-	-	ns
t_{DHW}	Write Data Hold Time	7	-	-	ns
t_{DHR}	Read Data Hold Time	20	-	-	ns
t _{OH}	Output Disable Time	-	-	70	ns
t _{ACC}	Access Time	-	-	140	ns
t _{PWLR}	Read Low Time	150	-	1	ns
t_{PWLW}	Write Low Time	60	-	-	ns
t _{PWHR}	Read High Time	60	-	-	ns
t_{PWHW}	Write High Time	60	-	-	ns
t_R	Rise Time	-	-	15	ns
$t_{\rm F}$	Fall Time	-	-	15	ns
t _{CS}	Chip select setup time	0	-	-	ns
t _{CSH}	Chip select hold time to read signal	0	-	-	ns
t _{CSF}	Chip select hold time	20	-	-	ns

Table 1: 80-Series MPU Parallel Interface Write Timing Characteristics




Figure 1: 80-series MPU parallel interface write timing diagram

Product No.	DD-25664XX-3A/4A	REV. D	Dogo	7 / 17
Floduct No.			Page	//1/



3.2 68xx- Series MPU parallel interface

 $(V_{DD} - V_{SS} = 2.4 \text{ to } 2.6\text{V}, V_{DDIO} = 1.6\text{V}, V_{CI} = 3.3\text{V}, T_A = 25^{\circ}\text{C})$

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	-	ns
t _{AS}	Address Setup Time	10	-	-	ns
t _{AH}	Address Hold Time	0	-	-	ns
t_{DSW}	Write Data Setup Time	40	-	-	ns
$t_{ m DHW}$	Write Data Hold Time	7	-	-	ns
t _{DHR}	Read Data Hold Time	20	-	-	ns
t _{OH}	Output Disable Time	-	-	70	ns
t _{ACC}	Access Time	-	-	140	ns
DW	Chip Select Low Pulse Width (read)	120			
PW_{CSL}	Chip Select Low Pulse Width (write)	60	-	-	ns
DW	Chip Select High Pulse Width (read)	60			
PW_{CSH}	Chip Select High Pulse Width (write)	60	-	-	ns
t_R	Rise Time	-	-	15	ns
$t_{\rm F}$	Fall Time	-	-	15	ns

Table 2: 6800-Series MPU Parallel Interface Write Timing Characteristics




Figure 2: 6800-Series MPU Parallel Interface Write Timing diagram

Product No.	DD-25664XX-3A/4A	REV. D	Dogo	9 / 17
			Page	8/1/



3.3 SPI(4 WIRE) INTERFACE

$(V_{DD} - V_{SS} =$	2.4 to 2.6V,	$V_{DDIO}=1.6V$,	$V_{CI} = 3$	$3.3V, T_A =$	25°C)
----------------------	--------------	-------------------	--------------	---------------	-------

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	100	-	-	ns
t _{AS}	Address Setup Time	15	-	-	ns
t _{AH}	Address Hold Time	15	-	-	ns
t _{CSS}	Chip Select Setup Time	20	-	-	ns
t _{CSH}	Chip Select Hold Time	10	-	-	ns
t _{DSW}	Write Data Setup Time	15	-	-	ns
t _{DHW}	Write Data Hold Time	15	-	-	ns
t _{CLKL}	Clock Low Time	20	-	-	ns
t _{CLKH}	Clock High Time	20	-	-	ns
t _R	Rise Time	-	-	15	ns
t _F	Fall Time	-	-	15	ns

Table 3: Serial Peripheral Interface(4-wire) Timing Characteristics




Figure 3: Serial Peripheral Interface(4 WIRE) Timing diagram

Product No.	DD-25664XX-3A/4A	REV. D	Dogo	0 / 17
Floduct No.			rage	9/1/



3.4 SPI(3-WIRE) INTERFACE

 $(V_{\text{DD}}$ - V_{SS} = 2.4 to 2.6V, $V_{\text{DDIO}}\text{=}1.6\text{V},\,V_{\text{CI}}\text{=}3.3\text{V},\,T_{\text{A}}\text{=}25^{\circ}\text{C})$

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	100	-	-	ns
t _{AS}	Address Setup Time	15	-	-	ns
t _{AH}	Address Hold Time	15	-	-	ns
t _{CSS}	Chip Select Setup Time	20	-	-	ns
t _{CSH}	Chip Select Hold Time	10	-	-	ns
t _{DSW}	Write Data Setup Time	15	-	-	ns
t_{DHW}	Write Data Hold Time	15	-	-	ns
t _{CLKL}	Clock Low Time	20	-	-	ns
t _{CLKH}	Clock High Time	20	-	-	ns
t _R	Rise Time	-	-	15	ns
t _F	Fall Time	-	-	15	ns

Table 4: Serial Peripheral Interface(3 wire) Timing Characteristics




Figure 4: Serial Peripheral Interface(3-wire) Timing diagram

Product No.	DD-25664XX-3A/4A	REV. D	Dogg	10 / 17
			Page	10 / 17



4 Connection Between OLED and EVK



Figure 5 EVK PCB and DD-25664XX-3A-4A Module

The DD-25664XX-3A-4A are COF type module; please refer to figure 5 & 6. User can use leading wire to connect EVK with customers systems. The example shown in Fig 6.



Figure 6 combination of the module and EVK

Product No.	DD-25664XX-3A/4A	REV. D	Dogo	11 /
			Page	11/





Figure 7 EVK with test platform

Note 1: It is OLED high voltage supply

Note 2: It is logic voltage supply

Note 3: Those are leading wire connect to control board. Those are data pin (D0~D7)

Note 4: Those are leading wore connect to control board. Those are control pin.

(E,R/W,D/C,RES,CS)

Product No.	DD-25664XX-3A/4A	REV. D
Floduct No.		


Page	12 / 17
------	---------




5 Power down and Power Up sequence

To protect the OLED panel and extend the panel life time the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. So that the panel has enough time to charge up or discharge before/ after operation.

Power up Sequence:




- 2. Send Display off command
- 3. Driver IC Initial Setting
- 4. Clear Screen
- 5. Power up V_{CC}
- 6. Delay 100ms (when V_{CC} is stable)
- 7. Send Display on command



Power down Sequence:

- 1. Send Display off command
- 2. Power down V_{CC}
- Delay 100ms
 (when V_{CC} is reach 0 and panel is completely discharges)
- 4. Power down V_{DD}




Product No.	DD-25664XX-3A/4A	REV. D
Floduct No.		

Page	13 / 17
------	---------



6 How to use the DD-25664XX-3A-4A Initial step flow



Product No	DD-25664XX-3A/4A	REV. D
Floduct No.		

Page	14 / 17
------	---------



6.1 Recommended Initial code

DD-25664XX-3A/4A and DD-25664WE-1A

```
Set_Command_Lock(0x12);
                                                                                    // Unlock Basic Commands (0x12/0x16)
             Set_Display_On_Off(0x00); // Display Off (0x00/0x01)
Set_Display_Clock(0x91); // Set Clock as 80 Frames/Sec
Set_Multiplex_Ratio(0x3F); // 1/64 Duty (0x0F~0x3F)
Set_Display_Offset(0x00); // Shift Mapping RAM Counter(0x00); // Shift Mapping RAM Cou
                                                                                   // Shift Mapping RAM Counter(0x00\sim0x3F)
             Set Start Line(0x00);
                                                                                    // Set Mapping RAM Display Start Line
(0x00~0x7F)
             Set Remap Format(0x14);
                                                                                    // Set Horizontal Address Increment
                                                                                     //
                                                                                                     Column Address 0 Mapped to SEG0
                                                                                     //
                                                                                                     Disable Nibble Remap
                                                                                                    Scan from COM[N-1] to COMO
                                                                                     //
                                                                                                     Disable COM Split Odd Even
                                                                                     //
                                                                                                     Enable Dual COM Line Mode
                                                                                     //
                                                                                    // Disable GPIO Pins Input
             Set GPIO(0x00);
             Set_Function_Selection(0x01); // Enable Internal VDD Regulator
                                                                                                           // Enable External VSL
             Set_Display_Enhancement_A(0xA0,0xFD);
                                                                                                  // Set Low Gray Scale Enhancement
             Set_Contrast_Current(0xDF);
                                                                                                  // Set Segment Output Current
             Set_Master_Current(Brightness); // Set Scale Factor of Segment
Output Current Control
                                                                                    // Set Pulse Width for Gray Scale Table
              Set_Gray_Scale_Table();
                                                                                    // Set Phase 1 as 17 Clocks & Phase 2
              Set_Phase_Length(0xE8);
as 14 Clocks
              Set_Display_Enhancement_B(0x20);// Enhance Driving Scheme Capability
(0x00/0x20)
              Set_Precharge_Voltage(0x1F); // Set Pre-Charge Voltage Level as
0.60*VCC
              Set_Precharge_Period(0x08); // Set Second Pre-Charge Period as 8
Clocks
              Set_VCOMH(0x07);
                                                                                    // Set Common Pins Deselect Voltage
Level as 0.86*VCC
              Set Display Mode(0x02);
                                                                                    // Normal Display Mode
(0x00/0x01/0x02/0x03)
             Set Partial Display(0x01,0x00,0x00);
                                                                                                                 // Disable Partial Display
             Fill RAM(0 \times 00);
                                                                                                  // Clear Screen
              Set_Display_On_Off(0x01); // Display On (0x00/0x01)
```

Product No.	DD-25664XX-3A/4A	REV. D
Floduct No.		

Page	15 / 17
------	---------



6.2 Recommended Initial code

```
DD-25664GE-1A
void Initial_ic(void)
//set Command Lock
       write_command(0xfd);
       write_data(0x12);
//set Column Addres
       write_command(0x15);
       write_data(0x1c);
       write_data(0x5b);
//Write RAM Command
       write command(0x5c);
//Read RAM Command
       write_command(0x5D);
//set Row Addres
       write command(0x75);
       write_data(0x00);
       write_data(0x3f);
//set Re-map and Dual COM Line mode
       write_command(0xa0);
       write data(0x00);
       write_data(0x11);
//set Display Start Line
       write command(0xa1);
       write_data(0x00);
//set Display Offsec
       write_command(0xa2);
       write_data(0x00);
//set Display Mode
       write_command(0xa6);
//Exit Partial Display
       write command(0xa9);
//Function Selection
       write_command(0xab);
       write_data(0x01);
//set Phase Length
       write_command(0xb1);
       write_data(0xe8);
//set Front Clock Divider/Oscillator Frequency
       write_command(0xb3);
       write_data(0x91);
//set VSL
       write_command(0xb4);
       write_data(0xa0);
       write_data(0xfd);
```

Page	16 / 17	



```
//GPIO
       write command(0xb5);
       write_data(0x00);
//set Current Precharge Period
       write_command(0xb6);
       write data(0x0f);
//Set Gray Scale Table
       write_command(0xB8);
                                   //ver 1.8
       write data(32);
                            20
                                   // Gray Scale Level 1
       write_data(40);
                                   // Gray Scale Level 2
       write_data(55);
                                   // Gray Scale Level 3
       write_data(67);
                                   // Gray Scale Level 4
       write_data(77);
                                   // Gray Scale Level 5
                                   // Gray Scale Level 6
       write data(86);
       write_data(96);
                                   // Gray Scale Level 7
       write data(104);
                                   // Gray Scale Level 8
       write data(114);
                                   // Gray Scale Level 9
       write_data(124);
                                   // Gray Scale Level 10
                                   // Gray Scale Level 11
       write_data(134);
       write_data(145);
                                   // Gray Scale Level 12
       write data(155);
                                   // Gray Scale Level 13
       write_data(166);
                                   // Gray Scale Level 14
       write_data(180);
                                   // Gray Scale Level 15
       write_command(0x00);
                                   // Enable Gray Scale Table
//set pre-charge voltage
       write_command(0xbb);
       write data(0x08);
//set VCOMH
       write_command(0xbe);
       write_data(0x07);
       write_command(0xd1);
       write_data(0x82);
       write data(0x20);
//set Contrast current
       write_command(0xc1);
       write data(0xdf);
//master Contrast current Control
       write command(0xc7);
       write_data(0x0f);
//set MUX Ratio
       write command(0xca);
       write_data(0x3f);
//set Sleep Mode
       write_command(0xaf);
                                  //ae=ON af=OFF
}
```

			_		
Product No.	DD-25664XX-3A/4A	REV. D		Dogo	17 / 17
Product No.				Page	1//1/