## **DESIGN**

Describe the design of your system by providing the following information:

- Verilog design (provide the Verilog code)
- Truth-table

### **SIMULATION**

Describe how you build the test bench and do the simulation.

- Using Verilog (provide the Verilog code)
- Wave form of simulation result (provide screen shots)
- The description on whether the simulation result is same as the truth-table, is the function of the design meet the expectation.

### THE DESCRIPTION OF OPERATION

Describe the problem occurred while in the lab and your solution. Any suggestions are welcomed.

Problems and solutions

1. The truth-table while the bit-width of inputs is 2bit.



### **Task 1 Truth Table**


<u>in1</u> [1]	<u>in1</u> [0]	<u>in1</u> [1]	in2[0]	product_led[3]	product_led[2]	product_led[1]	product_led[0]
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	0
0	1	0	1	0	0	0	1
0	1	1	0	0	0	1	0
0	1	1	1	0	0	1	1
1	0	0	0	0	0	0	0
1	0	0	1	0	0	1	0
1	0	1	0	0	1	0	0
1	0	1	1	0	1	1	0
1	1	0	0	0	0	0	0
1	1	0	1	0	0	1	1
1	1	1	0	0	1	1	0
1	1	1	1	1	0	0	1


# 2.Design in Verilog

# 3. Test bench in Verilog

```
UnsignedMultiplier_sim.v ×
      `timescale 1ns / 1ps
     module UnsignedMultiplier_sim( );
     reg [1:0]in1_s,in2_s;
     wire [3:0]product_s;
UnsignedMultiplier task1(
      .in1(in1_s),.in2(in2_s),.product_led(product_s)
      );
     initial begin
          in1_s = 2'b0; in2_s = 2'b0;
repeat(15) #10 {in1_s,in2_s} = {in1_s,in2_s} + 1;
11
12
13
          #10 $finish();
     end
15
     endmodule
16
```

### 4. Simulation result





The result is same as the truth table. The function of the design meets the expectation.

## PART 2: DIGITAL DESIGN LAB (TASK2)

## **DESIGN**



Describe the design of your system by providing the following information:

- Verilog design while using data flow (provide the Verilog code)
- Verilog design while using structured design (provide the Verilog code)
- Truth-table

### **SIMULATION**

Describe how you build the test bench and do the simulation.

- Using Verilog (provide the Verilog code)
- Wave form of simulation result (provide screen shots)
- The description on whether the simulation result is same as the truth-table, is the function of the design meet the expectation

## THE DESCRIPTION OF OPERATION

Describe the problem occurred while in the lab and your solution. Any suggestions are welcomed.

Problems and solutions

## 1. The truth-table (2bit bit-width inputs)

In my code, the name of variable:

cos: (A+B)'

poc: A'B'

cop: (AB)'

soc: A'+B'

### Task 2

A	B	(A+B)'	A'B'	(AB)'	A'+B'
00	00	11	11	11	11
00	01	10	10	11	11
00	10	01	01	11	11
00	11	00	00	11	11
01	00	10	10	11	11
01	01	10	10	10	10
01	10	00	00	11	11
01	11	00	00	10	10
10	00	01	01	01	01
10	01	00	00	11	11
10	10	01	01	01	01
10	11	00	00	01	01
11	00	00	00	11	11
11	01	00	00	10	10
11	10	00	00	01	01
11	11	00	00	00	00

# 2.Design with data-flow style

```
DeMorgan2bit_sd.v
     DeMorgan2bit_df.v
                                                      DeMorgan2bit_sim.v
       `timescale 1ns / 1ps
       module DeMorgan2bit_df(a, b, cos, poc, cop, soc);
       input [1: 0] a,b;
       output [1: 0] cos, poc, cop, soc;
            assign cos[0]=\sim(a[0]|b[0]);
assign cos[1]=\sim(a[1]|b[1]);
            assign poc[0]=\sim a[0]\&\sim b[0];
            assign poc[1]=\sim a[1]\&\sim b[1];
            assign cop[0]=\sim(a[0]\&b[0]);
            assign cop[1]=~(a[1]&b[1]);
 11
            assign soc[0]=~a[0]|~b[0];
assign soc[1]=~a[1]|~b[1];
 12
 13
       endmodule
 15
vlog?, Line 15, Column 1
                                                                    Spaces: 4
                                                                                 SystemVerilog
```

# 3.Design with structure-design style




```
∢ ▶
    DeMorgan2bit_df.v
                         DeMorgan2bit_sd.v
                                             DeMorgan2bit_sim.v
      `timescale 1ns / 1ps
     module DeMorgan2bit_sd(a, b, cos, poc, cop, soc);
      input [1: 0] a,b;
     output [1: 0] cos, poc, cop, soc;
      wire ou1,ou2,ou3,ou4;
          not (ou1,a[0]);
          not (ou2,b[0]);
          not (ou3,a[1]);
          not (ou4,b[1]);
11
          nor (cos[0],a[0],b[0]);
12
          nor (cos[1],a[1],b[1]);
          and (poc[0],ou1,ou2);
13
14
          and (poc[1],ou3,ou4);
15
          nand (cop[0],a[0],b[0]);
          nand (cop[1],a[1],b[1]);
17
          or (soc[0],ou1,ou2);
          or (soc[1],ou3,ou4);
19
      endmodule
20
vlog?, Line 20, Column 1
                                                       Spaces: 4
                                                                 SystemVerilog
```

# 4. Test bench in Verilog (1 testbench is enough)

# 5. simulation result, and answer about the DeMorgan theorem



						80.000 ns
Name	Value	0 ns	20 ns	40 ns	60 ns	80 ns
> 🕶 a_s[1:0]	10	0	)	0	1	
> 🐝 b_s[1:0]	00	00 01	10 11	00 01	10 11	00 \ 0:
> 🦋 cos_s1[1:0]	01	11 10	01 00	10	00	01 00
> 🦬 poc_s1[1:0]	01	11 10	01 00	10	00	01 00
> 🌃 cop_s1[1:0]	11		11	10	11 10	11
> 🦋 soc_s1[1:0]	11		11	10	11 10	11
> 🦋 cos_s2[1:0]	01	11 10	01 00	10	00	01 \ 00
> 📢 poc_s2[1:0]	01	11 10	01 00	10	00	01 00
> 🔣 cop_s2[1:0]	11		11	10	11 10	11
> 🦋 soc_s2[1:0]	11		11	10	11 10	11



Same as the truth table,

The function of the design meets the expectation


and De Morgan's law in 2 bits is right. As the (A+B)'=A'B', (AB)'=A'+B'.

# PART 2: DIGITAL DESIGN LAB (TASK3)

1. The 3 expressions and Design with data-flow style



```
\begin{split} F(A,B,C,D) &= \sum (0,2,3,6,7,10,11,12,13,15) \\ &= A'B'C'D' + A'B'CD' + A'B'CD + A'BCD' + A'BCD + AB'CD' + ABC'D' + ABC'D' + ABC'D + ABCD' \\ F(A,B,C,D) &= \prod (1,4,5,8,9,14) \\ &= (A+B+C+D')(A+B'+C+D)(A+B'+C+D')(A'+B+C+D)(A'+B+C+D')(A'+B'+C'+D) \\ F(A,B,C,D) &= B'CD' + A'CD' + A'B'D' + ABC' + CD \end{split}
```




## 2. Test bench in Verilog (1 testbench is enough)

```
Task3.v
4 Þ
                       Task3_sim.v
     `timescale 1ns / 1ps
     module Task3_sim( );
     reg sa, sb, sc, sd;
     wire so1, so2, so3;
     Task3 task3(
         sa, sb, sc, sd, so1, so2, so3
     initial begin
11
         sa = 0; sb = 0; sc = 0; sd = 0;
12
         repeat(15) \#10 {sa, sb, sc, sd} = {sa, sb, sc, sd} + 1;
13
         #10 $finish();
     end
     endmodule
```

## 3. Simulation result(waveform and its description)





The function of the design meets the expectation.

They are actually same for out1, out2, out3.