PART 1: DIGITAL DESIGN THEORY

PART 2: DIGITAL DESIGN LAB (TASK1)

1. Design in structure descriptions styles by using xor and nand gates respectively

```
timescale 1ns / 1ps
module a2t1_nand(x, y);
    input[3: 0] x;
    output y;
   wire n01, n00, n11, xor1, n23, n22, n33, xor2;
   wire o12, o11, o22;
    nand(n01, x[0], x[1]);
    nand(n00, n01, x[0]);
    nand(n11, n01, x[1]);
    nand(xor1, n00, n11);
    nand(n23, x[2], x[3]);
    nand(n22, n23, x[2]);
    nand(n33, n23, x[3]);
    nand(xor2, n22, n33);
    nand(o12, xor1, xor2);
    nand(o11, o12, xor1);
    nand(o22, o12, xor2);
    nand(y, o11, o22);
endmodule
```

```
1    `timescale 1ns / 1ps
2
3    module a2t1_xor(x, y);
4        input[3: 0] x;
5        output y;
6        wire xor1, xor2;
7
8        xor(xor1, x[0], x[1]);
9        xor(xor2, x[2], x[3]);
10        xor(y, xor1, xor2);
11    endmodule
```

2. Test bench in Verilog, simulation result and its description

```
`timescale 1ns / 1ps
    module a2t1_sim ();
        reg[3: 0] sx;
        wire y_sxor, y_snand;
        a2t1_xor sxor(sx, y_sxor);
        a2t1_nand snand(sx, y_snand);
        initial begin
             sx = 4'b00000;
             repeat(15) #10 sx = sx + 1;
11
             #10 $finish();
12
        end
13
    endmodule
14
15
```



The result is same as we expected. The function of the two designs meets the expectation.



PART 2: DIGITAL DESIGN LAB (TASK2)


1. Design in structure descriptions styles by using primitive gates on Sum-of-Minterms and Product-of-Maxterms respectively

```
timescale 1ns / 1ps
     module a2t2_pomax(x, y);
          input[3: 0] x;
          output y;
          wire p10, p11, p12, p13, p14, p15;
          or(p10, \simx[3], x[2], \simx[1], x[0]);
          or(p11, \simx[3], x[2], \simx[1], \simx[0]);
          or(p12, \simx[3], \simx[2], x[1], x[0]);
          or(p13, \simx[3], \simx[2], x[1], \simx[0]);
          or(p14, \simx[3], \simx[2], \simx[1], x[0]);
13
          or(p15, \simx[3], \simx[2], \simx[1], \simx[0]);
14
15
          and(y, p10, p11, p12, p13, p14, p15);
     endmodule
```

```
`timescale 1ns / 1ps
module a2t2_somin(x, y);
    input[3: 0] x;
    output y;
    wire s0, s1, s2, s3, s4, s5, s6, s7, s8, s9;
    and(s0, ~x[3], ~x[2], ~x[1], ~x[0]);
    and(s1, \sim x[3], \sim x[2], \sim x[1], x[0]);
    and(s2, \sim x[3], \sim x[2], x[1], \sim x[0]);
    and(s3, ~x[3], ~x[2], x[1], x[0]);
    and(s4, ~x[3], x[2], ~x[1], ~x[0]);
    and(s5, ~x[3], x[2], ~x[1], x[0]);
    and(s6, ~x[3], x[2], x[1], ~x[0]);
    and(s7, ~x[3], x[2], x[1], x[0]);
    and(s8, x[3], ~x[2], ~x[1], ~x[0]);
    and(s9, x[3], ~x[2], ~x[1], x[0]);
    or(y, s0, s1, s2, s3, s4, s5, s6, s7, s8, s9);
endmodule
```

2. Test bench in Verilog, simulation result and its description





The result is same as we expected. 0-9 is valid. The function of the two designs meets the expectation.

PART 2: DIGITAL DESIGN LAB (TASK3)

1. Design in Verilog in data flow style and behavioral description style.

```
1    `timescale 1ns / 1ps
2
3          module a2t3_df(x, y);
4          input[3: 0] x;
5          output[3: 0] y;
6
7          assign y = 4'b1111 - x + 1;
8          endmodule
```

2. Test bench in Verilog, simulation result and its description

```
`timescale 1ns / 1ps
 3 ~ module a2t3_sim ();
         reg[3: 0] sx;
         wire[3: 0] y_sdf, y_sbd;
         a2t3_df df(sx, y_sdf);
         a2t3_bd bd(sx, y_sbd);
         initial begin
              sx = 4'b00000;
              repeat(15) \#10 \text{ sx} = \text{sx} + 1;
11
12
              #10 $finish();
13
         end
14
     endmodule
15
```



The result is same as we expected. The function of the two designs meets the expectation.

PART 2: DIGITAL DESIGN LAB (TASK4)



1. Design the Decoder(74139) and 16-to-1 MUX which would be used in the circuit

2. Design the circuit in structure description style by using the Decoder(74139) and 16-to-1 MUX.

```
timescale 1ns / 1ps

// timescale 1ns / 1ps

// module a2t4_dc (x, y);

input[4: 0] x;

output y;

wire[3: 0]d10, d32;

wire y0, y1, y2, y3, y4;

// wire y0, y1, y2, y3, y4;

// d74139 dc10(0, x[1: 0], d10);

d74139 dc32(0, x[3: 2], d32);

// and(y0, d10[3], d10[2], ~d10[1], d10[0], d32[3], d32[2], d32[1], ~d32[0], ~x[4]);

and(y1, d10[3], ~d10[2], d10[1], d10[0], d32[3], d32[2], d32[1], ~d32[0], ~x[4]);

and(y2, d10[3], d10[2], d10[1], ~d10[0], d32[3], d32[2], d32[1], d32[0], ~x[4]);

and(y3, d10[3], d10[2], d10[1], ~d10[0], d32[3], d32[2], d32[1], d32[0], ~x[4]);

and(y4, d10[3], d10[2], d10[1], ~d10[0], d32[3], d32[2], d32[1], ~d32[0], x[4]);

or(y, y0, y1, y2, y3, y4);


endmodule

// endmodule
```


```
module a2t4_mux (x, y);
    input[4: 0] x;
    output y;
   wire[15: 0] in;
    and (in[0], x[0]);
    and (in[1], ~x[0]);
    and (in[2], ~x[0]);
    and (in[3], 0);
    and (in[4], ~x[0]);
    and (in[5], 0);
    and (in[6], 0);
    and (in[7], 0);
    and (in[8], ~x[0]);
    and (in[9], 0);
    and (in[10], 0);
    and (in[11], 0);
    and (in[12], 0);
    and (in[13], 0);
    and (in[14], 0);
    and (in[15], 0);
   mux16to1 mux(in, x[4: 1], y);
endmodule
```

3. Test bench to verify the function of the Decoder(74139) and 16-to-1 MUX in Verilog, simulation result and its description.

```
`timescale 1ns / 1ps
 3 ~ module decoder_mux_sim ();
         reg dc_sne;
         reg[1: 0] dc_sx;
         reg[15: 0] mux_sx;
         reg[3: 0] mux_ssel;
         wire[3: 0] dc_y_s;
         wire mux_y_s;
11
         d74139 dc(dc_sne, dc_sx, dc_y_s);
12
         mux16to1 mux(mux_sx, mux_ssel, mux_y_s);
13
         initial begin
15
             {dc_sne, dc_sx} = 3'b000;
             repeat(7) #10 {dc_sne, dc_sx} = {dc_sne, dc_sx} + 1;
17
             #10 dc sne = 1;
             dc_sx = 0;
             //#10 $finish;
         end
21
22 ~
         initial begin
23
             mux_sx = 16'b0000_0000_0000_0000;
24
             mux_ssel = 4'h0;
25
             #10 \text{ mux\_sx} = \text{mux\_sx} + 1;
             repeat(15) #10 begin
                 mux_sx = mux_sx * 2;
                 mux ssel = mux ssel + 1;
29
             end
             #10 $finish;
         end
    endmodule
33
```



In simulation of decoder, I first set EN to be 0, then the decoder works: 00: e=1110, 01: d=1101, 10: b=1011, 11: 7=1111, then I set EN to be 1, the decoder doesn't work for y=1111



In simulation of MUX, I first set all digits of x to be 0, then y would be 0. Then set sel from 0001 to 1111, set x 1 from MSB to LSB, then all y would be 1.

The result is same as we expected. The function of the two designs meets the expectation.

4. Test bench to verify the function of the circuit, simulation result and its description





The result is same as we expected. The function of the two designs meets the expectation.