

## PART 1: DIGITAL DESIGN THEORY

## PART 2: DIGITAL DESIGN LAB (TASK1)

1. Design in structure descriptions styles by using xor and nand gates respectively

```
`timescale 1ns / 1ps

module a2t1_nand(x, y);
    input[3: 0] x;
    output y;
    wire n01, n00, n11, xor1, n23, n22, n33, xor2;
    wire o12, o11, o22;

    nand(n01, x[0], x[1]);
    nand(n00, n01, x[0]);
    nand(n11, n01, x[1]);
    nand(xor1, n00, n11);
    nand(n23, x[2], x[3]);
    nand(n22, n23, x[2]);
    nand(n33, n23, x[3]);
    nand(xor2, n22, n33);

    nand(o12, xor1, xor2);
    nand(o11, o12, xor1);
    nand(o22, o12, xor2);
    nand(y, o11, o22);
endmodule
```



```

1  `timescale 1ns / 1ps
2
3  module a2t1_xor(x, y);
4      input[3: 0] x;
5      output y;
6      wire xor1, xor2;
7
8      xor(xor1, x[0], x[1]);
9      xor(xor2, x[2], x[3]);
10     xor(y, xor1, xor2);
11 endmodule


```

## 2. Test bench in Verilog, simulation result and its description

```

1  `timescale 1ns / 1ps
2
3  module a2t1_sim ();
4      reg[3: 0] sx;
5      wire y_sxor, y_snand;
6      a2t1_xor sxor(sx, y_sxor);
7      a2t1_nand snand(sx, y_snand);
8
9      initial begin
10         sx = 4'b0000;
11         repeat(15) #10 sx = sx + 1;
12         #10 $finish();
13     end
14 endmodule
15

```



The result is same as we expected. The function of the two designs meets the expectation.

## PART 2: DIGITAL DESIGN LAB (TASK2)

### 1. Design in structure descriptions styles by using primitive gates on Sum-of-Minterms and Product-of-Maxterms respectively

```
1 `timescale 1ns / 1ps
2
3 module a2t2_pomax(x, y);
4     input[3: 0] x;
5     output y;
6     wire p10, p11, p12, p13, p14, p15;
7
8     or(p10, ~x[3], x[2], ~x[1], x[0]);
9     or(p11, ~x[3], x[2], ~x[1], ~x[0]);
10    or(p12, ~x[3], ~x[2], x[1], x[0]);
11    or(p13, ~x[3], ~x[2], x[1], ~x[0]);
12    or(p14, ~x[3], ~x[2], ~x[1], x[0]);
13    or(p15, ~x[3], ~x[2], ~x[1], ~x[0]);
14
15    and(y, p10, p11, p12, p13, p14, p15);
16 endmodule
```


```
1 `timescale 1ns / 1ps
2
3 module a2t2_somin(x, y);
4     input[3: 0] x;
5     output y;
6     wire s0, s1, s2, s3, s4, s5, s6, s7, s8, s9;
7
8     and(s0, ~x[3], ~x[2], ~x[1], ~x[0]);
9     and(s1, ~x[3], ~x[2], ~x[1], x[0]);
10    and(s2, ~x[3], ~x[2], x[1], ~x[0]);
11    and(s3, ~x[3], ~x[2], x[1], x[0]);
12    and(s4, ~x[3], x[2], ~x[1], ~x[0]);
13    and(s5, ~x[3], x[2], ~x[1], x[0]);
14    and(s6, ~x[3], x[2], x[1], ~x[0]);
15    and(s7, ~x[3], x[2], x[1], x[0]);
16    and(s8, x[3], ~x[2], ~x[1], ~x[0]);
17    and(s9, x[3], ~x[2], ~x[1], x[0]);
18
19    or(y, s0, s1, s2, s3, s4, s5, s6, s7, s8, s9);
20
21 endmodule
22
```

### 2. Test bench in Verilog, simulation result and its description

```

1  `timescale 1ns / 1ps
2
3  module a2t2_sim ();
4      reg[3: 0] sx;
5      wire y_ss, y_sp;
6      a2t2_somin som(sx, y_ss);
7      a2t2_pomax pom(sx, y_sp);
8
9      initial begin
10         sx = 4'b0000;
11         repeat(15) #10 sx = sx + 1;
12         #10 $finish;
13     end
14 endmodule

```



The result is same as we expected. 0-9 is valid. The function of the two designs meets the expectation.

## PART 2: DIGITAL DESIGN LAB (TASK3)

### 1. Design in Verilog in data flow style and behavioral description style.

```

1  `timescale 1ns / 1ps
2
3  module a2t3_df(x, y);
4      input[3: 0] x;
5      output[3: 0] y;
6
7      assign y = 4'b1111 - x + 1;
8  endmodule

```

```

1 `timescale 1ns / 1ps
2
3 module a2t3_bd(x, y);
4     input[3: 0] x;
5     output reg[3: 0] y;
6
7     always@(*)
8         y = 4'b1111 - x + 1;
9 endmodule

```

## 2. Test bench in Verilog, simulation result and its description

```

1 `timescale 1ns / 1ps
2
3 module a2t3_sim ();
4     reg[3: 0] sx;
5     wire[3: 0] y_sdf, y_sbd;
6     a2t3_df df(sx, y_sdf);
7     a2t3_bd bd(sx, y_sbd);
8
9     initial begin
10         sx = 4'b0000;
11         repeat(15) #10 sx = sx + 1;
12         #10 $finish();
13     end
14
15 endmodule

```

Name	Value																
> sx[3:0]	1111	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
> y_sdf[3:0]	0001	0000	1111	1110	1101	1100	1011	1010	1001	1000	0111	0110	0101	0100	0011	0010	0001
> y_sbd[3:0]	0001	0000	1111	1110	1101	1100	1011	1010	1001	1000	0111	0110	0101	0100	0011	0010	0001

The result is same as we expected. The function of the two designs meets the expectation.

## PART 2: DIGITAL DESIGN LAB (TASK4)

1. Design the Decoder(74139) and 16-to-1 MUX which would be used in the circuit

```
1 `timescale 1ns / 1ps
2
3 module d74139 (ne, x, y);
4     input ne;
5     input[1: 0] x;
6     output reg [3: 0] y;
7
8     always @(*) begin
9         if (!ne)
10             case(x)
11                 2'b00: y = 4'b1110;
12                 2'b01: y = 4'b1101;
13                 2'b10: y = 4'b1011;
14                 2'b11: y = 4'b0111;
15             endcase
16         else y = 4'b1111;
17     end
18
19 endmodule
20
```

```
1 `timescale 1ns / 1ps
2
3 module mux16to1 (x, sel, y);
4     input[15: 0] x;
5     input[3: 0] sel;
6     output reg y;
7
8     always @(*) y = x[sel];
9
10 endmodule
11
```

2. Design the circuit in structure description style by using the Decoder(74139) and 16-to-1 MUX.

```

1  `timescale 1ns / 1ps
2
3  module a2t4_dc (x, y);
4      input[4: 0] x;
5      output y;
6      wire[3: 0] d10, d32;
7      wire y0, y1, y2, y3, y4;
8
9      d74139 dc10(0, x[1: 0], d10);
10     d74139 dc32(0, x[3: 2], d32);
11
12     and(y0, d10[3], d10[2], ~d10[1], d10[0], d32[3], d32[2], d32[1], ~d32[0], ~x[4]);
13     and(y1, d10[3], ~d10[2], d10[1], d10[0], d32[3], d32[2], d32[1], ~d32[0], ~x[4]);
14     and(y2, d10[3], d10[2], d10[1], ~d10[0], d32[3], d32[2], ~d32[1], d32[0], ~x[4]);
15     and(y3, d10[3], d10[2], d10[1], ~d10[0], d32[3], ~d32[2], d32[1], d32[0], ~x[4]);
16     and(y4, d10[3], d10[2], d10[1], ~d10[0], d32[3], d32[2], d32[1], ~d32[0], x[4]);
17
18     or(y, y0, y1, y2, y3, y4);
19 endmodule
20

```

```


1  module a2t4_mux (x, y);
2      input[4: 0] x;
3      output y;
4
5      wire[15: 0] in;
6
7      and (in[0], x[0]);
8      and (in[1], ~x[0]);
9      and (in[2], ~x[0]);
10     and (in[3], 0);
11     and (in[4], ~x[0]);
12     and (in[5], 0);
13     and (in[6], 0);
14     and (in[7], 0);
15     and (in[8], ~x[0]);
16     and (in[9], 0);
17     and (in[10], 0);
18     and (in[11], 0);
19     and (in[12], 0);
20     and (in[13], 0);
21     and (in[14], 0);
22     and (in[15], 0);
23
24     mux16to1 mux(in, x[4: 1], y);
25
26 endmodule
27

```


3. Test bench to verify the function of the Decoder(74139) and 16-to-1 MUX in Verilog, simulation result and its description.

```
1  `timescale 1ns / 1ps
2
3  module decoder_mux_sim ();
4      reg dc_sne;
5      reg[1: 0] dc_sx;
6      reg[15: 0] mux_sx;
7      reg[3: 0] mux_ssel;
8      wire[3: 0] dc_y_s;
9      wire mux_y_s;
10
11      d74139 dc(dc_sne, dc_sx, dc_y_s);
12      mux16to1 mux(mux_sx, mux_ssel, mux_y_s);
13
14      initial begin
15          {dc_sne, dc_sx} = 3'b000;
16          repeat(7) #10 {dc_sne, dc_sx} = {dc_sne, dc_sx} + 1;
17          #10 dc_sne = 1;
18          dc_sx = 0;
19          // #10 $finish;
20      end
21
22      initial begin
23          mux_sx = 16'b0000_0000_0000_0000;
24          mux_ssel = 4'h0;
25          #10 mux_sx = mux_sx + 1;
26          repeat(15) #10 begin
27              mux_sx = mux_sx * 2;
28              mux_ssel = mux_ssel + 1;
29          end
30          #10 $finish;
31      end
32
33  endmodule
34
```





In simulation of decoder, I first set EN to be 0, then the decoder works: 00: e=1110, 01: d=1101, 10: b=1011, 11: 7=1111, then I set EN to be 1, the decoder doesn't work for y=1111



In simulation of MUX, I first set all digits of x to be 0, then y would be 0. Then set sel from 0001 to 1111, set x 1 from MSB to LSB, then all y would be 1.

The result is same as we expected. The function of the two designs meets the expectation.

#### 4. Test bench to verify the function of the circuit, simulation result and its description

```

1  `timescale 1ns / 1ps
2
3  module a2t4_sim ();
4      reg[4: 0] sx;
5      wire y_s_dc;
6      wire y_s_mux;
7
8      a2t4_dc dc(sx, y_s_dc);
9      a2t4_mux mux(sx, y_s_mux);
10
11     initial begin
12         sx = 5'b00000;
13         repeat (31) #10 sx = sx + 1;
14         #10 $finish();
15     end
16
17 endmodule

```



The result is same as we expected. The function of the two designs meets the expectation.