-
Notifications
You must be signed in to change notification settings - Fork 23
/
v810_cpu.cpp
1522 lines (1229 loc) · 38.4 KB
/
v810_cpu.cpp
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/* V810 Emulator
*
* Copyright (C) 2006 David Tucker
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
*/
/* Alternatively, the V810 emulator code(and all V810 emulation header files) can be used/distributed under the following license(you can adopt either
license exclusively for your changes by removing one of these license headers, but it's STRONGLY preferable
to keep your changes dual-licensed as well):
This Reality Boy emulator is copyright (C) David Tucker 1997-2008, all rights
reserved. You may use this code as long as you make no money from the use of
this code and you acknowledge the original author (Me). I reserve the right to
dictate who can use this code and how (Just so you don't do something stupid
with it).
Most Importantly, this code is swap ware. If you use It send along your new
program (with code) or some other interesting tidbits you wrote, that I might be
interested in.
This code is in beta, there are bugs! I am not responsible for any damage
done to your computer, reputation, ego, dog, or family life due to the use of
this code. All source is provided as is, I make no guaranties, and am not
responsible for anything you do with the code (legal or otherwise).
Virtual Boy is a trademark of Nintendo, and V810 is a trademark of NEC. I am
in no way affiliated with either party and all information contained hear was
found freely through public domain sources.
*/
//////////////////////////////////////////////////////////
// CPU routines
#include <mednafen/mednafen.h>
#include <trio/trio.h>
//#include "pcfx.h"
//#include "debug.h"
#include <string.h>
#include <errno.h>
#include "v810_opt.h"
#include "v810_cpu.h"
#include "v810_cpuD.h"
namespace Mednafen
{
V810::V810()
{
#ifdef WANT_DEBUGGER
CPUHook = NULL;
ADDBT = NULL;
#endif
MemRead8 = NULL;
MemRead16 = NULL;
MemRead32 = NULL;
IORead8 = NULL;
IORead16 = NULL;
IORead32 = NULL;
MemWrite8 = NULL;
MemWrite16 = NULL;
MemWrite32 = NULL;
IOWrite8 = NULL;
IOWrite16 = NULL;
IOWrite32 = NULL;
memset(FastMap, 0, sizeof(FastMap));
memset(MemReadBus32, 0, sizeof(MemReadBus32));
memset(MemWriteBus32, 0, sizeof(MemWriteBus32));
v810_timestamp = 0;
next_event_ts = 0x7FFFFFFF;
}
V810::~V810()
{
Kill();
}
INLINE void V810::RecalcIPendingCache(void)
{
IPendingCache = 0;
// Of course don't generate an interrupt if there's not one pending!
if(ilevel < 0)
return;
// If CPU is halted because of a fatal exception, don't let an interrupt
// take us out of this halted status.
if(Halted == HALT_FATAL_EXCEPTION)
return;
// If the NMI pending, exception pending, and/or interrupt disabled bit
// is set, don't accept any interrupts.
if(S_REG[PSW] & (PSW_NP | PSW_EP | PSW_ID))
return;
// If the interrupt level is lower than the interrupt enable level, don't
// accept it.
if(ilevel < (int)((S_REG[PSW] & PSW_IA) >> 16))
return;
IPendingCache = 0xFF;
}
// TODO: "An interrupt that occurs during restore/dump/clear operation is internally held and is accepted after the
// operation in progress is finished. The maskable interrupt is held internally only when the EP, NP, and ID flags
// of PSW are all 0."
//
// This behavior probably doesn't have any relevance on the PC-FX, unless we're sadistic
// and try to restore cache from an interrupt acknowledge register or dump it to a register
// controlling interrupt masks... I wanna be sadistic~
void V810::CacheClear(v810_timestamp_t ×tamp, uint32 start, uint32 count)
{
//printf("Cache clear: %08x %08x\n", start, count);
for(uint32 i = 0; i < count && (i + start) < 128; i++)
memset(&Cache[i + start], 0, sizeof(V810_CacheEntry_t));
}
INLINE void V810::CacheOpMemStore(v810_timestamp_t ×tamp, uint32 A, uint32 V)
{
if(MemWriteBus32[A >> 24])
{
timestamp += 2;
MemWrite32(timestamp, A, V);
}
else
{
timestamp += 2;
MemWrite16(timestamp, A, V & 0xFFFF);
timestamp += 2;
MemWrite16(timestamp, A | 2, V >> 16);
}
}
INLINE uint32 V810::CacheOpMemLoad(v810_timestamp_t ×tamp, uint32 A)
{
if(MemReadBus32[A >> 24])
{
timestamp += 2;
return(MemRead32(timestamp, A));
}
else
{
uint32 ret;
timestamp += 2;
ret = MemRead16(timestamp, A);
timestamp += 2;
ret |= MemRead16(timestamp, A | 2) << 16;
return(ret);
}
}
void V810::CacheDump(v810_timestamp_t ×tamp, const uint32 SA)
{
printf("Cache dump: %08x\n", SA);
for(int i = 0; i < 128; i++)
{
CacheOpMemStore(timestamp, SA + i * 8 + 0, Cache[i].data[0]);
CacheOpMemStore(timestamp, SA + i * 8 + 4, Cache[i].data[1]);
}
for(int i = 0; i < 128; i++)
{
uint32 icht = Cache[i].tag | ((int)Cache[i].data_valid[0] << 22) | ((int)Cache[i].data_valid[1] << 23);
CacheOpMemStore(timestamp, SA + 1024 + i * 4, icht);
}
}
void V810::CacheRestore(v810_timestamp_t ×tamp, const uint32 SA)
{
printf("Cache restore: %08x\n", SA);
for(int i = 0; i < 128; i++)
{
Cache[i].data[0] = CacheOpMemLoad(timestamp, SA + i * 8 + 0);
Cache[i].data[1] = CacheOpMemLoad(timestamp, SA + i * 8 + 4);
}
for(int i = 0; i < 128; i++)
{
uint32 icht;
icht = CacheOpMemLoad(timestamp, SA + 1024 + i * 4);
Cache[i].tag = icht & ((1 << 22) - 1);
Cache[i].data_valid[0] = (icht >> 22) & 1;
Cache[i].data_valid[1] = (icht >> 23) & 1;
}
}
INLINE uint32 V810::RDCACHE(v810_timestamp_t ×tamp, uint32 addr)
{
const int CI = (addr >> 3) & 0x7F;
const int SBI = (addr & 4) >> 2;
if(Cache[CI].tag == (addr >> 10))
{
if(!Cache[CI].data_valid[SBI])
{
timestamp += 2; // or higher? Penalty for cache miss seems to be higher than having cache disabled.
if(MemReadBus32[addr >> 24])
Cache[CI].data[SBI] = MemRead32(timestamp, addr & ~0x3);
else
{
timestamp++;
uint32 tmp;
tmp = MemRead16(timestamp, addr & ~0x3);
tmp |= MemRead16(timestamp, (addr & ~0x3) | 0x2) << 16;
Cache[CI].data[SBI] = tmp;
}
Cache[CI].data_valid[SBI] = true;
}
}
else
{
Cache[CI].tag = addr >> 10;
timestamp += 2; // or higher? Penalty for cache miss seems to be higher than having cache disabled.
if(MemReadBus32[addr >> 24])
Cache[CI].data[SBI] = MemRead32(timestamp, addr & ~0x3);
else
{
timestamp++;
uint32 tmp;
tmp = MemRead16(timestamp, addr & ~0x3);
tmp |= MemRead16(timestamp, (addr & ~0x3) | 0x2) << 16;
Cache[CI].data[SBI] = tmp;
}
//Cache[CI].data[SBI] = MemRead32(timestamp, addr & ~0x3);
Cache[CI].data_valid[SBI] = true;
Cache[CI].data_valid[SBI ^ 1] = false;
}
//{
// // Caution: This can mess up DRAM page change penalty timings
// uint32 dummy_timestamp = 0;
// if(Cache[CI].data[SBI] != mem_rword(addr & ~0x3, dummy_timestamp))
// {
// printf("Cache/Real Memory Mismatch: %08x %08x/%08x\n", addr & ~0x3, Cache[CI].data[SBI], mem_rword(addr & ~0x3, dummy_timestamp));
// }
//}
return(Cache[CI].data[SBI]);
}
INLINE uint16 V810::RDOP(v810_timestamp_t ×tamp, uint32 addr, uint32 meow)
{
uint16 ret;
if(S_REG[CHCW] & 0x2)
{
uint32 d32 = RDCACHE(timestamp, addr);
ret = d32 >> ((addr & 2) * 8);
}
else
{
timestamp += meow; //++;
ret = MemRead16(timestamp, addr);
}
return(ret);
}
#define BRANCH_ALIGN_CHECK(x) { if((S_REG[CHCW] & 0x2) && (x & 0x2)) { ADDCLOCK(1); } }
// Reinitialize the defaults in the CPU
void V810::Reset()
{
#ifdef WANT_DEBUGGER
if(ADDBT)
ADDBT(GetPC(), 0xFFFFFFF0, 0xFFF0);
#endif
memset(&Cache, 0, sizeof(Cache));
memset(P_REG, 0, sizeof(P_REG));
memset(S_REG, 0, sizeof(S_REG));
memset(Cache, 0, sizeof(Cache));
P_REG[0] = 0x00000000;
SetPC(0xFFFFFFF0);
S_REG[ECR] = 0x0000FFF0;
S_REG[PSW] = 0x00008000;
if(VBMode)
S_REG[PIR] = 0x00005346;
else
S_REG[PIR] = 0x00008100;
S_REG[TKCW] = 0x000000E0;
Halted = HALT_NONE;
ilevel = -1;
lastop = 0;
in_bstr = false;
src_cache = 0;
dst_cache = 0;
have_src_cache = 0;
have_dst_cache = 0;
RecalcIPendingCache();
}
bool V810::Init(V810_Emu_Mode mode, bool vb_mode)
{
EmuMode = mode;
VBMode = vb_mode;
in_bstr = false;
in_bstr_to = 0;
if(mode == V810_EMU_MODE_FAST)
{
memset(DummyRegion, 0, V810_FAST_MAP_PSIZE);
for(unsigned int i = V810_FAST_MAP_PSIZE; i < V810_FAST_MAP_PSIZE + V810_FAST_MAP_TRAMPOLINE_SIZE; i += 2)
{
DummyRegion[i + 0] = 0;
DummyRegion[i + 1] = 0x36 << 2;
}
for(uint64 A = 0; A < (1ULL << 32); A += V810_FAST_MAP_PSIZE)
FastMap[A / V810_FAST_MAP_PSIZE] = DummyRegion - A;
}
return(true);
}
void V810::Kill(void)
{
FastMapAllocList.clear();
}
void V810::SetInt(int level)
{
assert(level >= -1 && level <= 15);
ilevel = level;
RecalcIPendingCache();
}
uint8 *V810::SetFastMap(uint32 addresses[], uint32 length, unsigned int num_addresses, const char *name)
{
for(unsigned int i = 0; i < num_addresses; i++)
{
assert((addresses[i] & (V810_FAST_MAP_PSIZE - 1)) == 0);
}
assert((length & (V810_FAST_MAP_PSIZE - 1)) == 0);
FastMapAllocList.emplace_back(std::unique_ptr<uint8[]>(new uint8[length + V810_FAST_MAP_TRAMPOLINE_SIZE]));
uint8* ret = FastMapAllocList.back().get();
for(unsigned int i = length; i < length + V810_FAST_MAP_TRAMPOLINE_SIZE; i += 2)
{
ret[i + 0] = 0;
ret[i + 1] = 0x36 << 2;
}
for(unsigned int i = 0; i < num_addresses; i++)
{
for(uint64 addr = addresses[i]; addr != (uint64)addresses[i] + length; addr += V810_FAST_MAP_PSIZE)
{
//printf("%08x, %d, %s\n", addr, length, name);
FastMap[addr / V810_FAST_MAP_PSIZE] = ret - addresses[i];
}
}
return ret;
}
void V810::SetMemReadBus32(uint8 A, bool value)
{
MemReadBus32[A] = value;
}
void V810::SetMemWriteBus32(uint8 A, bool value)
{
MemWriteBus32[A] = value;
}
void V810::SetMemReadHandlers(uint8 MDFN_FASTCALL (*read8)(v810_timestamp_t &, uint32), uint16 MDFN_FASTCALL (*read16)(v810_timestamp_t &, uint32), uint32 MDFN_FASTCALL (*read32)(v810_timestamp_t &, uint32))
{
MemRead8 = read8;
MemRead16 = read16;
MemRead32 = read32;
}
void V810::SetMemWriteHandlers(void MDFN_FASTCALL (*write8)(v810_timestamp_t &, uint32, uint8), void MDFN_FASTCALL (*write16)(v810_timestamp_t &, uint32, uint16), void MDFN_FASTCALL (*write32)(v810_timestamp_t &, uint32, uint32))
{
MemWrite8 = write8;
MemWrite16 = write16;
MemWrite32 = write32;
}
void V810::SetIOReadHandlers(uint8 MDFN_FASTCALL (*read8)(v810_timestamp_t &, uint32), uint16 MDFN_FASTCALL (*read16)(v810_timestamp_t &, uint32), uint32 MDFN_FASTCALL (*read32)(v810_timestamp_t &, uint32))
{
IORead8 = read8;
IORead16 = read16;
IORead32 = read32;
}
void V810::SetIOWriteHandlers(void MDFN_FASTCALL (*write8)(v810_timestamp_t &, uint32, uint8), void MDFN_FASTCALL (*write16)(v810_timestamp_t &, uint32, uint16), void MDFN_FASTCALL (*write32)(v810_timestamp_t &, uint32, uint32))
{
IOWrite8 = write8;
IOWrite16 = write16;
IOWrite32 = write32;
}
INLINE void V810::SetFlag(uint32 n, bool condition)
{
S_REG[PSW] &= ~n;
if(condition)
S_REG[PSW] |= n;
}
INLINE void V810::SetSZ(uint32 value)
{
SetFlag(PSW_Z, !value);
SetFlag(PSW_S, value & 0x80000000);
}
#ifdef WANT_DEBUGGER
void V810::CheckBreakpoints(void (*callback)(int type, uint32 address, uint32 value, unsigned int len), uint16 MDFN_FASTCALL (*peek16)(const v810_timestamp_t, uint32), uint32 MDFN_FASTCALL (*peek32)(const v810_timestamp_t, uint32))
{
unsigned int opcode;
uint16 tmpop;
uint16 tmpop_high;
int32 ws_dummy = v810_timestamp;
uint32 tmp_PC = GetPC();
tmpop = peek16(ws_dummy, tmp_PC);
tmpop_high = peek16(ws_dummy, tmp_PC + 2);
opcode = tmpop >> 10;
// Uncomment this out later if necessary.
//if((tmpop & 0xE000) == 0x8000) // Special opcode format for
// opcode = (tmpop >> 9) & 0x7F; // type III instructions.
switch(opcode)
{
case CAXI: break;
default: break;
case LD_B: callback(BPOINT_READ, (sign_16(tmpop_high)+P_REG[tmpop & 0x1F])&0xFFFFFFFF, 0, 1); break;
case LD_H: callback(BPOINT_READ, (sign_16(tmpop_high)+P_REG[tmpop & 0x1F])&0xFFFFFFFE, 0, 2); break;
case LD_W: callback(BPOINT_READ, (sign_16(tmpop_high)+P_REG[tmpop & 0x1F])&0xFFFFFFFC, 0, 4); break;
case ST_B: callback(BPOINT_WRITE, (sign_16(tmpop_high)+P_REG[tmpop & 0x1F])&0xFFFFFFFF, P_REG[(tmpop >> 5) & 0x1F] & 0x00FF, 1); break;
case ST_H: callback(BPOINT_WRITE, (sign_16(tmpop_high)+P_REG[tmpop & 0x1F])&0xFFFFFFFE, P_REG[(tmpop >> 5) & 0x1F] & 0xFFFF, 2); break;
case ST_W: callback(BPOINT_WRITE, (sign_16(tmpop_high)+P_REG[tmpop & 0x1F])&0xFFFFFFFC, P_REG[(tmpop >> 5) & 0x1F], 4); break;
case IN_B: callback(BPOINT_IO_READ, (sign_16(tmpop_high)+P_REG[tmpop & 0x1F])&0xFFFFFFFF, 0, 1); break;
case IN_H: callback(BPOINT_IO_READ, (sign_16(tmpop_high)+P_REG[tmpop & 0x1F])&0xFFFFFFFE, 0, 2); break;
case IN_W: callback(BPOINT_IO_READ, (sign_16(tmpop_high)+P_REG[tmpop & 0x1F])&0xFFFFFFFC, 0, 4); break;
case OUT_B: callback(BPOINT_IO_WRITE, (sign_16(tmpop_high)+P_REG[tmpop & 0x1F])&0xFFFFFFFF, P_REG[(tmpop >> 5) & 0x1F] & 0xFF, 1); break;
case OUT_H: callback(BPOINT_IO_WRITE, (sign_16(tmpop_high)+P_REG[tmpop & 0x1F])&0xFFFFFFFE, P_REG[(tmpop >> 5) & 0x1F] & 0xFFFF, 2); break;
case OUT_W: callback(BPOINT_IO_WRITE, (sign_16(tmpop_high)+P_REG[tmpop & 0x1F])&0xFFFFFFFC, P_REG[(tmpop >> 5) & 0x1F], 4); break;
}
}
#endif
#define SetPREG(n, val) { P_REG[n] = val; }
INLINE void V810::SetSREG(v810_timestamp_t ×tamp, unsigned int which, uint32 value)
{
switch(which)
{
default: // Reserved
printf("LDSR to reserved system register: 0x%02x : 0x%08x\n", which, value);
break;
case ECR: // Read-only
break;
case PIR: // Read-only (obviously)
break;
case TKCW: // Read-only
break;
case EIPSW:
case FEPSW:
S_REG[which] = value & 0xFF3FF;
break;
case PSW:
S_REG[which] = value & 0xFF3FF;
RecalcIPendingCache();
break;
case EIPC:
case FEPC:
S_REG[which] = value & 0xFFFFFFFE;
break;
case ADDTRE:
S_REG[ADDTRE] = value & 0xFFFFFFFE;
printf("Address trap(unemulated): %08x\n", value);
break;
case CHCW:
S_REG[CHCW] = value & 0x2;
switch(value & 0x31)
{
default: printf("Undefined cache control bit combination: %08x\n", value);
break;
case 0x00: break;
case 0x01: CacheClear(timestamp, (value >> 20) & 0xFFF, (value >> 8) & 0xFFF);
break;
case 0x10: CacheDump(timestamp, value & ~0xFF);
break;
case 0x20: CacheRestore(timestamp, value & ~0xFF);
break;
}
break;
}
}
INLINE uint32 V810::GetSREG(unsigned int which)
{
uint32 ret;
if(which != 24 && which != 25 && which >= 8)
{
printf("STSR from reserved system register: 0x%02x", which);
}
ret = S_REG[which];
return(ret);
}
#define RB_SETPC(new_pc_raw) \
{ \
const uint32 new_pc = new_pc_raw; /* So RB_SETPC(RB_GETPC()) won't mess up */ \
if(RB_AccurateMode) \
PC = new_pc; \
else \
{ \
PC_ptr = &FastMap[(new_pc) >> V810_FAST_MAP_SHIFT][(new_pc)]; \
PC_base = PC_ptr - (new_pc); \
} \
}
#define RB_PCRELCHANGE(delta) { \
if(RB_AccurateMode) \
PC += (delta); \
else \
{ \
uint32 PC_tmp = RB_GETPC(); \
PC_tmp += (delta); \
RB_SETPC(PC_tmp); \
} \
}
#define RB_INCPCBY2() { if(RB_AccurateMode) PC += 2; else PC_ptr += 2; }
#define RB_INCPCBY4() { if(RB_AccurateMode) PC += 4; else PC_ptr += 4; }
#define RB_DECPCBY2() { if(RB_AccurateMode) PC -= 2; else PC_ptr -= 2; }
#define RB_DECPCBY4() { if(RB_AccurateMode) PC -= 4; else PC_ptr -= 4; }
// Define accurate mode defines
#define RB_GETPC() PC
#define RB_RDOP(PC_offset, ...) RDOP(timestamp, PC + PC_offset, ## __VA_ARGS__)
void V810::Run_Accurate(int32 MDFN_FASTCALL (*event_handler)(const v810_timestamp_t timestamp))
{
const bool RB_AccurateMode = true;
#define RB_ADDBT(n,o,p)
#define RB_CPUHOOK(n)
#include "v810_oploop.inc"
#undef RB_CPUHOOK
#undef RB_ADDBT
}
#ifdef WANT_DEBUGGER
/* Make sure class member variable v810_timestamp is synchronized to our local copy, since we'll read it externally if a system
reset/power occurs when in step mode or similar.
*/
#define RB_CPUHOOK_DBG(n) { if(CPUHook) { v810_timestamp = timestamp_rl; CPUHook(timestamp_rl, n); } }
void V810::Run_Accurate_Debug(int32 MDFN_FASTCALL (*event_handler)(const v810_timestamp_t timestamp))
{
const bool RB_AccurateMode = true;
#define RB_ADDBT(n,o,p) { if(ADDBT) ADDBT(n,o,p); }
/* Make sure class member variable v810_timestamp is synchronized to our local copy, since we'll read it externally if a system
reset/power occurs when in step mode or similar.
*/
#define RB_CPUHOOK(n) RB_CPUHOOK_DBG(n)
#define RB_DEBUGMODE
#include "v810_oploop.inc"
#undef RB_DEBUGMODE
#undef RB_CPUHOOK
#undef RB_ADDBT
}
#endif
//
// Undefine accurate mode defines
//
#undef RB_GETPC
#undef RB_RDOP
//
// Define fast mode defines
//
#define RB_GETPC() ((uint32)(PC_ptr - PC_base))
#define RB_RDOP(PC_offset, ...) MDFN_de16lsb<true>(&PC_ptr[PC_offset])
void V810::Run_Fast(int32 MDFN_FASTCALL (*event_handler)(const v810_timestamp_t timestamp))
{
const bool RB_AccurateMode = false;
#define RB_ADDBT(n,o,p)
#define RB_CPUHOOK(n)
#include "v810_oploop.inc"
#undef RB_CPUHOOK
#undef RB_ADDBT
}
#ifdef WANT_DEBUGGER
void V810::Run_Fast_Debug(int32 MDFN_FASTCALL (*event_handler)(const v810_timestamp_t timestamp))
{
const bool RB_AccurateMode = false;
#define RB_ADDBT(n,o,p) { if(ADDBT) ADDBT(n,o,p); }
#define RB_CPUHOOK(n) RB_CPUHOOK_DBG(n)
#define RB_DEBUGMODE
#include "v810_oploop.inc"
#undef RB_DEBUGMODE
#undef RB_CPUHOOK
#undef RB_ADDBT
}
#endif
//
// Undefine fast mode defines
//
#undef RB_GETPC
#undef RB_RDOP
v810_timestamp_t V810::Run(int32 MDFN_FASTCALL (*event_handler)(const v810_timestamp_t timestamp))
{
Running = true;
#ifdef WANT_DEBUGGER
if(CPUHook || ADDBT)
{
if(EmuMode == V810_EMU_MODE_FAST)
Run_Fast_Debug(event_handler);
else
Run_Accurate_Debug(event_handler);
}
else
#endif
{
if(EmuMode == V810_EMU_MODE_FAST)
Run_Fast(event_handler);
else
Run_Accurate(event_handler);
}
return(v810_timestamp);
}
void V810::Exit(void)
{
Running = false;
}
#ifdef WANT_DEBUGGER
void V810::SetCPUHook(void (*newhook)(const v810_timestamp_t timestamp, uint32 PC), void (*new_ADDBT)(uint32 old_PC, uint32 new_PC, uint32))
{
CPUHook = newhook;
ADDBT = new_ADDBT;
}
#endif
uint32 V810::GetRegister(unsigned int which, char *special, const uint32 special_len)
{
if(which >= GSREG_PR && which <= GSREG_PR + 31)
{
return GetPR(which - GSREG_PR);
}
else if(which >= GSREG_SR && which <= GSREG_SR + 31)
{
uint32 val = GetSREG(which - GSREG_SR);
if(special && which == GSREG_SR + PSW)
{
trio_snprintf(special, special_len, "Z: %d, S: %d, OV: %d, CY: %d, ID: %d, AE: %d, EP: %d, NP: %d, IA: %2d",
(int)(bool)(val & PSW_Z), (int)(bool)(val & PSW_S), (int)(bool)(val & PSW_OV), (int)(bool)(val & PSW_CY),
(int)(bool)(val & PSW_ID), (int)(bool)(val & PSW_AE), (int)(bool)(val & PSW_EP), (int)(bool)(val & PSW_NP),
(val & PSW_IA) >> 16);
}
return val;
}
else if(which == GSREG_PC)
{
return GetPC();
}
else if(which == GSREG_TIMESTAMP)
{
return v810_timestamp;
}
return 0xDEADBEEF;
}
void V810::SetRegister(unsigned int which, uint32 value)
{
if(which >= GSREG_PR && which <= GSREG_PR + 31)
{
if(which)
P_REG[which - GSREG_PR] = value;
}
else if(which >= GSREG_SR && which <= GSREG_SR + 31)
{
// SetSREG(timestamp, which - GSREG_SR, value);
}
else if(which == GSREG_PC)
{
SetPC(value & ~1);
}
else if(which == GSREG_TIMESTAMP)
{
//v810_timestamp = value;
}
}
uint32 V810::GetPC(void)
{
if(EmuMode == V810_EMU_MODE_ACCURATE)
return(PC);
else
{
return(PC_ptr - PC_base);
}
}
void V810::SetPC(uint32 new_pc)
{
if(EmuMode == V810_EMU_MODE_ACCURATE)
PC = new_pc;
else
{
PC_ptr = &FastMap[new_pc >> V810_FAST_MAP_SHIFT][new_pc];
PC_base = PC_ptr - new_pc;
}
}
#define BSTR_OP_MOV dst_cache &= ~(1 << dstoff); dst_cache |= ((src_cache >> srcoff) & 1) << dstoff;
#define BSTR_OP_NOT dst_cache &= ~(1 << dstoff); dst_cache |= (((src_cache >> srcoff) & 1) ^ 1) << dstoff;
#define BSTR_OP_XOR dst_cache ^= ((src_cache >> srcoff) & 1) << dstoff;
#define BSTR_OP_OR dst_cache |= ((src_cache >> srcoff) & 1) << dstoff;
#define BSTR_OP_AND dst_cache &= ~((((src_cache >> srcoff) & 1) ^ 1) << dstoff);
#define BSTR_OP_XORN dst_cache ^= (((src_cache >> srcoff) & 1) ^ 1) << dstoff;
#define BSTR_OP_ORN dst_cache |= (((src_cache >> srcoff) & 1) ^ 1) << dstoff;
#define BSTR_OP_ANDN dst_cache &= ~(((src_cache >> srcoff) & 1) << dstoff);
INLINE uint32 V810::BSTR_RWORD(v810_timestamp_t ×tamp, uint32 A)
{
if(MemReadBus32[A >> 24])
{
timestamp += 2;
return(MemRead32(timestamp, A));
}
else
{
uint32 ret;
timestamp += 2;
ret = MemRead16(timestamp, A);
timestamp += 2;
ret |= MemRead16(timestamp, A | 2) << 16;
return(ret);
}
}
INLINE void V810::BSTR_WWORD(v810_timestamp_t ×tamp, uint32 A, uint32 V)
{
if(MemWriteBus32[A >> 24])
{
timestamp += 2;
MemWrite32(timestamp, A, V);
}
else
{
timestamp += 2;
MemWrite16(timestamp, A, V & 0xFFFF);
timestamp += 2;
MemWrite16(timestamp, A | 2, V >> 16);
}
}
#define DO_BSTR(op) { \
while(len) \
{ \
if(!have_src_cache) \
{ \
have_src_cache = true; \
src_cache = BSTR_RWORD(timestamp, src); \
} \
\
if(!have_dst_cache) \
{ \
have_dst_cache = true; \
dst_cache = BSTR_RWORD(timestamp, dst); \
} \
\
op; \
srcoff = (srcoff + 1) & 0x1F; \
dstoff = (dstoff + 1) & 0x1F; \
len--; \
\
if(!srcoff) \
{ \
src += 4; \
have_src_cache = false; \
} \
\
if(!dstoff) \
{ \
BSTR_WWORD(timestamp, dst, dst_cache); \
dst += 4; \
have_dst_cache = false; \
if(timestamp >= next_event_ts) \
break; \
} \
} \
if(have_dst_cache) \
BSTR_WWORD(timestamp, dst, dst_cache); \
}
INLINE bool V810::Do_BSTR_Search(v810_timestamp_t ×tamp, const int inc_mul, unsigned int bit_test)
{
uint32 srcoff = (P_REG[27] & 0x1F);
uint32 len = P_REG[28];
uint32 bits_skipped = P_REG[29];
uint32 src = (P_REG[30] & 0xFFFFFFFC);
bool found = false;
#if 0
// TODO: Better timing.
if(!in_bstr) // If we're just starting the execution of this instruction(kind of spaghetti-code), so FIXME if we change
// bstr handling in v810_oploop.inc
{
timestamp += 13 - 1;
}
#endif
while(len)
{
if(!have_src_cache)
{
have_src_cache = true;
timestamp++;
src_cache = BSTR_RWORD(timestamp, src);
}
if(((src_cache >> srcoff) & 1) == bit_test)
{
found = true;
/* Fix the bit offset and word address to "1 bit before" it was found */
srcoff -= inc_mul * 1;
if(srcoff & 0x20) /* Handles 0x1F->0x20(0x00) and 0x00->0xFFFF... */
{
src -= inc_mul * 4;
srcoff &= 0x1F;
}
break;
}
srcoff = (srcoff + inc_mul * 1) & 0x1F;
bits_skipped++;
len--;
if(!srcoff)
{
have_src_cache = false;
src += inc_mul * 4;
if(timestamp >= next_event_ts)
break;
}
}
P_REG[27] = srcoff;
P_REG[28] = len;
P_REG[29] = bits_skipped;
P_REG[30] = src;
if(found) // Set Z flag to 0 if the bit was found
SetFlag(PSW_Z, 0);
else if(!len) // ...and if the search is over, and the bit was not found, set it to 1
SetFlag(PSW_Z, 1);
if(found) // Bit found, so don't continue the search.
return(false);
return((bool)len); // Continue the search if any bits are left to search.
}
bool V810::bstr_subop(v810_timestamp_t ×tamp, int sub_op, int arg1)
{
if((sub_op >= 0x10) || (!(sub_op & 0x8) && sub_op >= 0x4))
{
printf("%08x\tBSR Error: %04x\n", PC,sub_op);
SetPC(GetPC() - 2);
Exception(INVALID_OP_HANDLER_ADDR, ECODE_INVALID_OP);
return(false);
}
// printf("BSTR: %02x, %02x %02x; src: %08x, dst: %08x, len: %08x\n", sub_op, P_REG[27], P_REG[26], P_REG[30], P_REG[29], P_REG[28]);
if(sub_op & 0x08)
{
uint32 dstoff = (P_REG[26] & 0x1F);
uint32 srcoff = (P_REG[27] & 0x1F);
uint32 len = P_REG[28];
uint32 dst = (P_REG[29] & 0xFFFFFFFC);
uint32 src = (P_REG[30] & 0xFFFFFFFC);
#if 0
// Be careful not to cause 32-bit integer overflow, and careful about not shifting by 32.
// TODO:
// Read src[0], src[4] into shifter.
// Read dest[0].
DO_BSTR_PROLOGUE(); // if(len) { blah blah blah masking blah }
src_cache = BSTR_RWORD(timestamp, src);