Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Refixed slip in mvm #646

Closed
wants to merge 8 commits into from
Closed

Refixed slip in mvm #646

Changes from 1 commit
Commits
Show all changes
8 commits
Select commit Hold shift + click to select a range
2da3a2f
Refixed slip in mvm
KenDickey Jul 25, 2022
9e99f5b
Added CoInterpreter init invocation
KenDickey Jul 25, 2022
2c93f75
Clean VMMaker gen. FFI Tests GREEN
KenDickey Jul 25, 2022
e716ce4
crc fix for riscv64
KenDickey Jul 26, 2022
2394934
Dump a few registers on fault
KenDickey Jul 30, 2022
5467b10
Don't truncate register values
KenDickey Jul 30, 2022
eeb5f38
from release
KenDickey Jul 30, 2022
a2548bf
Merge branch 'Cog' into Cog
KenDickey Jul 30, 2022
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Jump to
Jump to file
Failed to load files.
Diff view
Diff view
11 changes: 6 additions & 5 deletions platforms/unix/vm/sqUnixMain.c
View file
Open in desktop
@@ -1,3 +1,4 @@

/* sqUnixMain.c -- support for Unix.
*
* Copyright (C) 1996-2007 by Ian Piumarta and other authors/contributors
Expand Down Expand Up @@ -1044,13 +1045,13 @@ printRegisterState(FILE *file,ucontext_t *uap)
regs->arm_r8,regs->arm_r9,regs->arm_r10,regs->arm_fp,
regs->arm_ip, regs->arm_sp, regs->arm_lr, regs->arm_pc);
return v(uap->uc_mcontext.arm_pc);
# elif __linux__ && (defined(__riscv64__) )
# elif __linux__ && __riscv64__
struct sigcontext *regs = &uap->uc_mcontext.__gregs;
fprintf(file,
"\t pc 0x%08x sp 0x%08x ra 0x%08x \n"
"\t a0 0x%08x a1 0x%08x a2 0x%08x a3 0x%08x\n"
"\t a4 0x%08x a5 0x%08x a6 0x%08x a7 0x%08x\n"
"\t t0 0x%08x t1 0x%08x s0/fp 0x%08x s1 0x%08x\n",
"\t pc = %14p sp = %14p ra = %14p \n"
"\t a0 = %14p a1 = %14p a2 = %14p a3 = %14p\n"
"\t a4 = %14p a5 = %14p a6 = %14p a7 = %14p\n"
"\t t0 = %14p t1 = %14p s0/fp = %14p s1 = %14p\n",
regs[0],regs[2],regs[1],
regs[10],regs[11],regs[12],regs[13],
regs[14],regs[15],regs[16],regs[17],
Expand Down