

# ECE4750/CS4420 Computer Architecture L10: Branch Prediction

Edward Suh
Computer Systems Laboratory
suh@csl.cornell.edu

### Announcements

- Lab2 and prelim grades
- Back to the regular office hours



### Overview

- Dynamic scheduling handles various types of data hazards
  - BUT, how about control hazard?
- Today dealing with control hazards through prediction
  - Branch prediction
    - Temporal correlation
    - Spatial correlation
  - Branch target buffer (BTB)
- Reading
  - · H&P Chapter 2.3
  - Scott McFarling, "Combining Branch Predictors", WRL Technical Note TN-36



ECE4750/CS4420 — Computer Architecture, Fall 2008 3

### Run-Length Between Branches

Average dynamic instruction mix from SPEC92:

	SPECint92	SPECfp92
ALU	39 %	13 %
FPU Add		20 %
FPU Mult		13 %
load	26 %	23 %
store	9 %	9 %
branch	16 % 6.7	25 8%12,5
other	10 %	12 %

SPECint92: compress, eqntott, espresso, gcc , li SPECfp92: doduc, ear, hydro2d, mdijdp2, su2cor

What is the average run length between branches?



based on percentage: 100 8 ECE4750/CS4420 - Computer Architecture, Fall 2008

## MIPS Branches and Jumps

Each instruction fetch depends on one or two pieces of information from the preceding instruction:

```
1) Is it a jump or branch?

4) is it a taken branch?


2) Target address (if taken branch or jump)
```



ECE4750/CS4420 — Computer Architecture, Fall 2008 5



UltraSPARC-III instruction fetch pipeline stages (in-order issue, 4-way superscalar, 750MHz, 2000)



### **Branch Prediction**

 Motivation: branch penalties limit performance of deeply pipelined processors

Required hardware support:



Cornell University

ECE4750/CS4420 — Computer Architecture, Fall 2008

### Static Branch Predication

Overall probability a branch is taken is ~60-70% but:

methods DSW => ISA hint bred begg preferred preferre not to z)HW determine based on forward / backward

### **Dynamic Branch Prediction**

#### Learning based on past behavior


#### Temporal correlation


The way a branch resolves may be a good predictor of the way it will resolve at the next execution


#### Spatial correlation

Several branches may resolve in a highly correlated manner (a preferred path of execution)










## Accuracy of 2-bit BHT

• 4K vs. infinite # entries for SPEC89 (average)




# **Local History Predictor**


- Exploit the history of a particular branch
  - The loop: 2 taken branches + 1 not taken branch

TT NT 3 use this to trouve behavior

- Select a prediction based on a branch's recent history
  - · Local history table remembers the history of a particular branch
  - · Use 2-bit BHT for a prediction







## **Exploiting Spatial Correlation**

Yeh and Patt, 1992

- Look at behavior of recently executed branches
  - · Ex) If first condition false, second condition also false
- Select a prediction based on the outcome of past branches (*global* history)



ECE4750/CS4420 — Computer Architecture, Fall 2008 17

Global-Select Branch Predictor

Pentium Pro uses the result from the last two branches to select one of the four sets of BHT bits (~95% correct)

Fetch PC

2-bit global branch history shift register


Shift in Taken/¬Taken results of each branch


Taken/¬Taken?


ECE4750/CS4420—Computer Architecture, Fall 2008 18


## (m,n) Branch Predictors


- Generalized global-select BPs
  - · m-bit GHR
  - · n-bit BHTs
- · m = 0?
  no global history, just 1 BHT
- How many bits are required for (2,2) BP?




















# BTB is only for Control Instructions


BTB contains useful information for branch and jump instructions only


- do not 3TB for other instructions

How to achieve this effect without decoding the instruction?

-> store tage!








# Combining BTB and BHT

- BTB entries are considerably more expensive than BHT, but can redirect fetches at earlier stage in pipeline and can accelerate indirect branches (JR)
- BHT can hold many more entries and is more accurate



BTB/BHT only updated after branch resolves in E stage

Cornell University

ECE4750/CS4420 — Computer Architecture, Fall 2008 31

## Uses of Jump Register (JR)


Switch statements (jump to address of matching case)

Dynamic function call (jump to run-time function address)

Subroutine returns (jump to return address)

How well does BTB work for each of these cases? oh, but come depre





&fb()

ECE4750/CS4420 — Computer Architecture, Fall 2008 33

Cornell University