

# # RISC\_V\_32I Lab2 Report

实验目标：使用verilog HDL实现RISC\_V\_32I流水线CPU

实验环境与工具：

操作系统：Windows10 (MSYS\_NT-10.0 DESKTOP-E4RKA7V 2.11.2(0.329/5/3) 2018-11-10 14:38 x86\_64 Msys)

综合工具：Vivado 2018.3

姓名：张劲瞰

学号：PB16111485

## ## 核心代码段设计

### ### 控制单元：ControlUnit

设计思路：

1. 解析指令确定指令信号
2. 根据指令信号为每个输出信号设计产生逻辑

具体设计如下：

```
`` verilog
1  `include "Parameters.v"
2  module ControlUnit(
3      input wire [6:0] Op,
4      input wire [2:0] Fn3,
5      input wire [6:0] Fn7,
6      output wire JalD,
7      output wire JalrD,
8      output reg [2:0] RegWroteD,
9      output wire MemToRegD,
10     output reg [3:0] MemWroteD,
11     output wire LoadNpcD,
12     output reg [1:0] RegReadD,
13     output reg [2:0] BranchTypeD,
14     output reg [3:0] AluContrlD,
15     output wire [1:0] AluSrc2D,
16     output wire AluSrc1D,
17     output reg [2:0] ImmType
18 );
19 //=====
20 // 基本思路：Op + Fn3 + Fn7 确定一条指令
21 //=====
22 // OpCode
23 // load upper immediate
24 localparam LUI_OP = 7'b011_0111;
25 // add upper immediate to pc
26 localparam AUIPC_OP = 7'b001_0111;
```

```

27 // 立即数算术逻辑运算的操作码
28 localparam ALUI_OP = 7'b001_0011;
29 // 寄存器算术逻辑运算的操作码
30 localparam ALUR_OP = 7'b011_0011;
31 // 跳转并连接操作码
32 localparam JAL_OP = 7'b110_1111;
33 // 寄存器跳转并连接操作码
34 localparam JALR_OP = 7'b110_0111;
35 // 分支指令操作码
36 localparam BR_OP = 7'b110_0011;
37 // Load指令操作码
38 localparam LOAD_OP = 7'b000_0011;
39 // Store指令操作码
40 localparam STORE_OP = 7'b010_0011;
41 //=====
=====
42 // 具体指令信号
43 // 移位指令
44 wire SLLI, SRLI, SRAI, SLL, SRL, SRA;
45 assign SLLI = (Op == ALUI_OP) && (Fn3 == 3'b001);
46 assign SRLI = (Op == ALUI_OP) && (Fn3 == 3'b101) && (Fn7 == 7'b000_0000);
47 assign SRAI = (Op == ALUI_OP) && (Fn3 == 3'b101) && (Fn7 == 7'b010_0000);
48 assign SLL = (Op == ALUR_OP) && (Fn3 == 3'b001);
49 assign SRL = (Op == ALUR_OP) && (Fn3 == 3'b101) && (Fn7 == 7'b000_0000);
50 assign SRA = (Op == ALUR_OP) && (Fn3 == 3'b101) && (Fn7 == 7'b010_0000);
51 // 计算指令
52 wire ADD, SUB, ADDI;
53 assign ADD = (Op == ALUR_OP) && (Fn3 == 3'b000) && (Fn7 == 7'b000_0000);
54 assign SUB = (Op == ALUR_OP) && (Fn3 == 3'b000) && (Fn7 == 7'b010_0000);
55 assign ADDI = (Op == ALUI_OP) && (Fn3 == 3'b000);
56 // 比较指令
57 wire SLT, SLTU, SLTI, SLTIU;
58 assign SLT = (Op == ALUR_OP) && (Fn3 == 3'b010);
59 assign SLTU = (Op == ALUR_OP) && (Fn3 == 3'b011);
60 assign SLTI = (Op == ALUI_OP) && (Fn3 == 3'b010);
61 assign SLTIU = (Op == ALUI_OP) && (Fn3 == 3'b011);
62 // 逻辑指令
63 wire XOR, OR, AND, XORI, ORI, ANDI;
64 assign XOR = (Op == ALUR_OP) && (Fn3 == 3'b100);
65 assign OR = (Op == ALUR_OP) && (Fn3 == 3'b110);
66 assign AND = (Op == ALUR_OP) && (Fn3 == 3'b111);
67 assign XORI = (Op == ALUI_OP) && (Fn3 == 3'b100);
68 assign ORI = (Op == ALUI_OP) && (Fn3 == 3'b110);
69 assign ANDI = (Op == ALUI_OP) && (Fn3 == 3'b111);
70 // 立即数指令
71 wire LUI, AUIPC;
72 assign LUI = (Op == LUI_OP);
73 assign AUIPC = (Op == AUIPC_OP);
74 // 跳转与分支指令
75 wire JAL, JALR, BEQ, BNE, BLT, BLTU, BGE, BGEU;
76 assign JAL = (Op == JAL_OP);
77 assign JALR = (Op == JALR_OP);
78 assign BEQ = (Op == BR_OP) && (Fn3 == 3'b000);
79 assign BNE = (Op == BR_OP) && (Fn3 == 3'b001);
80 assign BLT = (Op == BR_OP) && (Fn3 == 3'b100);
81 assign BGE = (Op == BR_OP) && (Fn3 == 3'b101);
82 assign BLTU = (Op == BR_OP) && (Fn3 == 3'b110);
83 assign BGEU = (Op == BR_OP) && (Fn3 == 3'b111);
84 // Load指令
85 wire LB, LH, LW, LBU, LHU;

```

```

86 assign LB = (Op == LOAD_OP) && (Fn3 == 3'b000);
87 assign LH = (Op == LOAD_OP) && (Fn3 == 3'b001);
88 assign LW = (Op == LOAD_OP) && (Fn3 == 3'b010);
89 assign LBU = (Op == LOAD_OP) && (Fn3 == 3'b100);
90 assign LHU = (Op == LOAD_OP) && (Fn3 == 3'b101);
91 // Store指令
92 wire SB, SH, SW;
93 assign SB = (Op == STORE_OP) && (Fn3 == 3'b000);
94 assign SH = (Op == STORE_OP) && (Fn3 == 3'b001);
95 assign SW = (Op == STORE_OP) && (Fn3 == 3'b010);
96 //=====
97 // 辅助信号
98 // 在译码阶段由非load指令产生的寄存器写入标志
99 wire RegWD_NL = LUI || AUIPC || (Op == ALUR_OP) || (Op == ALUI_OP) || JAL || JALR;
100 //=====
101 // 各输出信号处理
102 //----- JalD -----
103 assign JalD = JAL;
104 //----- JalrD -----
105 assign JalrD = JALR;
106 //----- RegWrited -----
107 always @ (*)
108 begin
109     if(RegWD_NL) RegWrited <= `LW;
110     else if(LB) RegWrited <= `LB;
111     else if(LH) RegWrited <= `LH;
112     else if(LW) RegWrited <= `LW;
113     else if(LBU) RegWrited <= `LBU;
114     else if(LHU) RegWrited <= `LHU;
115     else RegWrited <= `NOREGWRITE;
116 end
117 //----- MemToRegD -----
118 assign MemToRegD = (Op == LOAD_OP);
119 //----- MemWrited -----
120 always @ (*)
121 begin
122     if(SB) MemWrited <= 4'b0001;
123     else if(SH) MemWrited <= 4'b0011;
124     else if(SW) MemWrited <= 4'b1111;
125     else MemWrited <= 4'b0000;
126 end
127 //----- LoadNpcD -----
128 assign LoadNpcD = JAL || JALR;
129 //----- RegReadD -----
130 always @ (*)
131 begin
132     RegReadD[0] <= (Op == ALUR_OP) || (Op == BR_OP) || (Op == STORE_OP);
133     RegReadD[1] <= (Op == ALUI_OP)
134         || (Op == ALUR_OP)
135         || (Op == LOAD_OP)
136         || (Op == STORE_OP)
137         || (Op == BR_OP)
138         || JALR;
139 end
140 //----- BranchTypeD -----
141 always @ (*)
142 begin
143     if(BEQ) BranchTypeD <= `BEQ;

```

```

144         else if(BNE)      BranchTypeD <= `BNE;
145         else if(BLT)      BranchTypeD <= `BLT;
146         else if(BLTU)     BranchTypeD <= `BLTU;
147         else if(BGE)      BranchTypeD <= `BGE;
148         else if(BGEU)     BranchTypeD <= `BGEU;
149         else               BranchTypeD <= `NOBRANCH;
150     end
151 //----- AluContr1D -----
152 always @ (*)
153     begin
154         if      (SLL || SLLI)      AluContr1D <= `SLL;
155         else if (SRA || SRAI)      AluContr1D <= `SRA;
156         else if (SRL || SRLI)      AluContr1D <= `SRL;
157         else if (ADD || ADDI || AUIPC || JALR || Op == LOAD_OP || Op == STORE_OP)
158             AluContr1D <= `ADD;
159         else if (SUB)              AluContr1D <= `SUB;
160         else if (SLT || SLTI)      AluContr1D <= `SLT;
161         else if (SLTU || SLTIU)    AluContr1D <= `SLTU;
162         else if (XOR || XORI)      AluContr1D <= `XOR;
163         else if (OR  || ORI )      AluContr1D <= `OR;
164         else if (AND || ANDI)      AluContr1D <= `AND;
165         else if (LUI)              AluContr1D <= `LUI;
166         //else                     AluContr1D <= 4'dx;
167         else                       AluContr1D <= 4'b1111;
168     end
169 //----- AluSrc2D -----
170 // 00 -- 寄存器; 01 -- rs2的5位 (移位操作那5位); 10 -- 立即数
171 assign AluSrc2D =
172     (SLLI || SRAI || SRLI) ? 2'b01 : ( (Op == ALUR_OP || Op == BR_OP) ? 2'b00 : 2'b10
173 );
174 //----- AluSrc1D -----
175 // 0 -- 寄存器; 1 -- PC值
176 assign AluSrc1D = AUIPC;
177 //----- ImmType -----
178 always @ (*)
179     begin
180         if      (Op == ALUR_OP)      ImmType <= `RTYPE;
181         else if (Op == ALUI_OP || Op == LOAD_OP || JALR) ImmType <= `ITYPE;
182         else if (LUI || AUIPC )      ImmType <= `UTYPE;
183         else if (JAL)                ImmType <= `JTYPE;
184         else if (Op == BR_OP)        ImmType <= `BTYP;
185         else if (Op == STORE_OP)     ImmType <= `STYP;
186         else                          ImmType <= 3'b111;
187     end
188 endmodule

```

### ### 计算单元: ALU

设计思想: 根据控制指令操作操作数

具体设计如下:

```

`verilog
1  module ALU(
2      input wire [31:0] operand1,
3      input wire [31:0] operand2,
4      input wire [3:0] AluContr1,
5      output reg [31:0] AluOut

```

```

6     );
7     always@(*)
8     begin
9         case(AluContrl)
10            //=====
11            // 逻辑左移
12            `SLL:    AluOut <= Operand1 << Operand2[4:0];
13            // 逻辑右移
14            `SRL:    AluOut <= Operand1 >> Operand2[4:0];
15            // 算术右移
16            `SRA:    AluOut <= $signed(Operand1) >>> Operand2[4:0];
17            //=====
18            // 无符号加法
19            `ADD:    AluOut <= Operand1 + Operand2;
20            // 无符号减法
21            `SUB:    AluOut <= Operand1 - Operand2;
22            //=====
23            // 异或
24            `XOR:    AluOut <= Operand1 ^ Operand2;
25            // 或
26            `OR:     AluOut <= Operand1 | Operand2;
27            // 与
28            `AND:    AluOut <= Operand1 & Operand2;
29            //=====
30            // 有符号数比较
31            `SLT:    AluOut <= $signed(Operand1) < $signed(Operand2) ? 32'd1 : 32'd0;
32            // 无符号数比较
33            `SLTU:   AluOut <= $unsigned(Operand1) < $unsigned(Operand2) ? 32'd1 :
34            32'd0;
35            //=====
36            // 立即数加载 Load Upper Immediate, 使用U类格式
37            `LUI:    AluOut <= {Operand2[31:12],12'd0};
38            //=====
39            default: AluOut <= 32'b0;
40        endcase
41    end
42 endmodule

```

### ### 冲突处理单元: HarzardUnit

设计思想:

1. 有RAW数据相关或写存储器时stall取址和解码阶段
2. 跳转take时冲刷not take的段寄存器

具体设计如下:

```

`verilog
1  module HarzardUnit(
2      input wire CpuRst, ICacheMiss, DCacheMiss,
3      input wire BranchE, JalrE, JalD,
4      input wire [4:0] Rs1D, Rs2D, Rs1E, Rs2E, RdE, RdM, RdW,
5      input wire [1:0] RegReadE,
6      input wire MemToRegE,
7      input wire [2:0] RegWriteM, RegWriteW,
8      //-----
9      -----

```

```

9      output reg StallF, FlushF, StallD, FlushD, StallE, FlushE, StallM, FlushM, StallW,
      FlushW,
10      output reg [1:0] Forward1E, Forward2E
11      );
12      //Stall and Flush signals generate
13      always @ (*)
14      begin
15          if(CpuRst)                                     // CPU
      初始化
16              begin
17                  StallF <= 1'b0; FlushF <= 1'b1;
18                  StallD <= 1'b0; FlushD <= 1'b1;
19                  StallE <= 1'b0; FlushE <= 1'b1;
20                  StallM <= 1'b0; FlushM <= 1'b1;
21                  StallW <= 1'b0; FlushW <= 1'b1;
22              end
23          else if (MemToRegE && ((RdE == Rs1D) || (RdE == Rs2D)) && RdE != 5'b0) // 读写
      等待
24              begin
25                  StallF <= 1'b1; FlushF <= 1'b0;
26                  StallD <= 1'b1; FlushD <= 1'b0;
27                  StallE <= 1'b0; FlushE <= 1'b0;
28                  StallM <= 1'b0; FlushM <= 1'b0;
29                  StallW <= 1'b0; FlushW <= 1'b0;
30              end
31          else if (BranchE || JalrE)                     // Ex阶
      段冲刷
32              begin
33                  StallF <= 1'b0; FlushF <= 1'b0;
34                  StallD <= 1'b0; FlushD <= 1'b1;
35                  StallE <= 1'b0; FlushE <= 1'b1;
36                  StallM <= 1'b0; FlushM <= 1'b0;
37                  StallW <= 1'b0; FlushW <= 1'b0;
38              end
39          else if (JalD)                                  // ID阶
      段冲刷
40              begin
41                  StallF <= 1'b0; FlushF <= 1'b0;
42                  StallD <= 1'b0; FlushD <= 1'b1;
43                  StallE <= 1'b0; FlushE <= 1'b0;
44                  StallM <= 1'b0; FlushM <= 1'b0;
45                  StallW <= 1'b0; FlushW <= 1'b0;
46              end
47          else                                           // 没有冲突，正常执行
48              begin
49                  StallF <= 1'b0; FlushF <= 1'b0;
50                  StallD <= 1'b0; FlushD <= 1'b0;
51                  StallE <= 1'b0; FlushE <= 1'b0;
52                  StallM <= 1'b0; FlushM <= 1'b0;
53                  StallW <= 1'b0; FlushW <= 1'b0;
54              end
55      end
56      //=====
      =====
57      // 2'b10 是刚从ALU出来的结果，2'b01 是写回的结果，2'b00是直接寄存器出来的结果
58      //=====
      =====
59      //Forward Register Source 1
60      always @ (*)
61      begin

```

```

62         if      ( (RegReadE[1] == 1'b1)
63                   && (RegWriteM != 3'b0)
64                   && (RdM  != 5'b0)
65                   && (Rs1E == RdM)
66                 )
67             Forward1E <= 2'b10;
68         else if ( (RegReadE[1] == 1'b1)
69                   && (RegWriteW != 3'b0)
70                   && (RdW  != 5'b0)
71                   && (Rs1E == RdW)
72                 )
73             Forward1E <= 2'b01;
74         else
75             Forward1E <= 2'b00;
76     end
77 //=====
78 //Forward Register Source 2
79 always @ (*)
80     begin
81         if      ( (RegReadE[0] == 1'b1)
82                   && (RegWriteM != 3'b0)
83                   && (RdM  != 5'b0)
84                   && (Rs2E == RdM)
85                 )
86             Forward2E <= 2'b10;
87         else if ( (RegReadE[0] == 1'b1)
88                   && (RegWriteW != 3'b0)
89                   && (RdW  != 5'b0)
90                   && (Rs2E == RdW)
91                 )
92             Forward2E <= 2'b01;
93         else
94             Forward2E <= 2'b00;
95     end
96 //=====
97 endmodule
98

```

### ### 分支决策单元: BranchDecisionMaking

设计思想: 根据判断类型和操作数判断跳转是否take

具体设计如下:

```

`verilog
1  `include "Parameters.v"
2  module BranchDecisionMaking(
3      input wire [2:0] BranchTypeE,
4      input wire [31:0] Operand1,Operand2,
5      output reg BranchE
6  );
7  always @ (*)
8      begin
9          case(BranchTypeE)
10             `NOBRANCH: BranchE <= 1'b0;
11             `BEQ:      BranchE <= (Operand1 == Operand2);
12             `BNE:      BranchE <= (Operand1 != Operand2);

```

```

13         `BLT:      Branche <= ($signed(Operand1) < $signed(Operand2));
14         `BLTU:     Branche <= ($unsigned(Operand1) < $unsigned(Operand2));
15         `BGE:      Branche <= ($signed(Operand1) >= $signed(Operand2));
16         `BGEU:     Branche <= ($unsigned(Operand1) >= $unsigned(Operand2));
17         default:    Branche <= 1'b0;
18     endcase
19 end
20 endmodule

```

### ### 取址决策单元: NPC\_Generator

设计思想: EX阶段产生的Branch和Jalr有效信号优先于ID阶段产生的Jal有效信号

具体设计如下:

```

`verilog
1  module NPC_Generator(
2      input wire [31:0] PCF, JalrTarget, BranchTarget, JalTarget,
3      input wire Branche, JalD, JalrE,
4      output reg [31:0] PC_In
5  );
6  always@(*)
7      begin
8          if(JalrE)                // 间接跳转指令
9              PC_In <= JalrTarget;
10         else if(Branche)         // 分支指令
11             PC_In <= BranchTarget;
12         else if(JalD)           // 跳转并连接指令
13             PC_In <= JalTarget;
14         else
15             PC_In <= PCF + 4;
16     end
17 endmodule
18

```

### ### 数据加载单元: DataExt

设计思想: 根据load指令类型和load字节选取产生32位输出结果

具体设计如下:

```

`verilog
1  `include "Parameters.v"
2  module DataExt(
3      input wire [31:0] IN,
4      input wire [1:0] LoadedBytesSelect,
5      input wire [2:0] RegWritew,
6      output reg [31:0] OUT
7  );
8  always @ (*)
9      begin
10         case (RegWritew)
11             `NOREGWRITE:    OUT <= 32'b0;
12             `LB:
13                 begin

```



```

14         case(LoadedBytesSelect)
15             2'b00: OUT <= { {24{IN[ 7]}}, IN[ 7: 0] };
16             2'b01: OUT <= { {24{IN[15]}}, IN[15: 8] };
17             2'b10: OUT <= { {24{IN[23]}}, IN[23:16] };
18             2'b11: OUT <= { {24{IN[31]}}, IN[31:24] };
19             default:OUT <= 32'bx;
20         endcase
21     end
22 `LH:
23     begin
24         casex(LoadedBytesSelect)
25             2'b00: OUT <= { {16{IN[15]}}, IN[15: 0] };
26             2'b01: OUT <= { {16{IN[23]}}, IN[23: 8] };
27             2'b10: OUT <= { {16{IN[31]}}, IN[31:16] };
28             default:OUT <= 32'bx;
29         endcase
30     end
31 `LW:      OUT <= IN;
32 `LBU:
33     begin
34         case(LoadedBytesSelect)
35             2'b00: OUT <= { 24'b0, IN[ 7: 0] };
36             2'b01: OUT <= { 24'b0, IN[15: 8] };
37             2'b10: OUT <= { 24'b0, IN[23:16] };
38             2'b11: OUT <= { 24'b0, IN[31:24] };
39             default:OUT <= 32'bx;
40         endcase
41     end
42 `LHU:
43     begin
44         casex(LoadedBytesSelect)
45             2'b00: OUT <= { 16'b0, IN[15: 0] };
46             2'b01: OUT <= { 16'b0, IN[23: 8] };
47             2'b10: OUT <= { 16'b0, IN[31:16] };
48             default:OUT <= 32'bx;
49         endcase
50     end
51 default:      OUT <= 32'bx;
52 endcase
53 end
54 endmodule

```

### ### 立即数解析单元: ImmOperandUnit

设计思想: 根据立即数类型解析立即数

具体设计如下:

```

`verilog
1  `include "Parameters.v"
2  module ImmOperandUnit(
3      input wire [31:7] In,
4      input wire [2:0] Type,
5      output reg [31:0] Out
6  );
7      //
8      always@(*)
9      begin
10         case(Type)

```

```

11         `ITYPE:      Out <= { {21{In[31]}}, In[30:20] };
12         `RTYPE:      Out <= 32'd0;
13         `UTYPE:      Out <= { In[31:12], 12'b0 };
14         `BTYP:       Out <= { {20{In[31]}}, In[7], In[30:25], In[11:8], 1'b0 };
15         `STYP:       Out <= { {21{In[31]}}, In[30:25], In[11:7] };
16         `JTYP:       Out <= { {12{In[31]}}, In[19:12], In[20], In[30:21], 1'b0};
17         default:     Out <= 32'hxxxxxxxx;
18     endcase
19 end
20
21 endmodule

```

### ### 写回控制单元：WBSegReg

设计思想：默认store类型的指令先将要保存的数据和有效位放在低位，在这里根据低两位地址做一个位移再交给memory

具体设计如下：

```

`verilog
1  wire [31:0] RD_raw;
2  reg [ 3:0] WE_SHIFT;
3  reg [31:0] WD_SHIFT;
4  always @ (*)
5  begin
6      case(WE)
7          4'b0001: WE_SHIFT <= WE << A[1:0];
8          4'b0011: WE_SHIFT <= WE << A[1:0];
9          4'b1111: WE_SHIFT <= WE;
10         default: WE_SHIFT <= 4'b0000;
11     endcase
12     WD_SHIFT <= WD << (A[1:0] * 8);
13 end
14 DataRam DataRamInst (
15     .clk      ( clk          ),           //请补全
16     .wea      ( WE_SHIFT     ),           //请补全
17     .addra    ( A[31:2]      ),           //请补全
18     .dina     ( WD_SHIFT     ),           //请补全
19     .douta    ( RD_raw       ),
20     .web      ( WE2          ),
21     .addrb    ( A2[31:2]     ),
22     .dinb     ( WD2          ),
23     .doutb    ( RD2          )
24 );

```

## ## 实验结果

标准测试testAll 838个测试样例模拟测试通过，现场检查已验收。