RISC V 32I Lab2 Report

```
实验目标: 使用verilog HDL实现RISC_V_32I流水线CPU
实验环境与工具:
操作系统: Windows10 (MSYS_NT-10.0 DESKTOP-E4RKA7V 2.11.2(0.329/5/3) 2018-11-10
14:38 x86_64 Msys)
综合工具: Vivado 2018.3
姓名: 张劲敞
学号: PB16111485
```

核心代码段设计

控制 单元: ControlUnit

设计思路:

- 1. 解析指令确定指令信号
- 2. 根据指令信号为每个输出信号设计产生逻辑

```
··· verilog
   1 `include "Parameters.v"
   2 module ControlUnit(
         input wire [6:0] Op,
          input wire [2:0] Fn3,
         input wire [6:0] Fn7,
          output wire JalD,
         output wire JalrD,
         output reg [2:0] RegWriteD,
          output wire MemToRegD,
        output wire LoadNpcD,
        output reg [1:0] RegReadD,
         output reg [2:0] BranchTypeD,
          output reg [3:0] AluContrlD,
          output wire [1:0] AluSrc2D,
          output wire AluSrc1D,
          output reg [2:0] ImmType
  24 localparam LUI_OP = 7'b011_0111;
  26  localparam AUIPC_OP = 7'b001_0111;
```

```
localparam ALUI_OP = 7'b001_0011;
    localparam ALUR_OP = 7'b011_0011;
    localparam JAL_OP
    localparam JALR_OP = 7'b110_0111;
   localparam BR_OP
                      = 7'b110_0011:
   localparam\ LOAD\_OP = 7'b000\_0011;
    localparam STORE_OP = 7'b010_0011;
44 wire SLLI, SRLI, SRAI, SLL, SRL, SRA;
   assign SLLI = (Op == ALUI_OP) \& (Fn3 == 3'b001);
    assign SRLI = (Op == ALUI_OP ) && (Fn3 == 3'b101) && (Fn7 == 7'b000_0000);
    assign SRAI = (Op == ALUI_OP ) && (Fn3 == 3'b101) && (Fn7 == 7'b010_0000);
   assign SLL = (Op == ALUR_OP) \& (Fn3 == 3'b001);
   assign SRL = (Op == ALUR_OP) \& (Fn3 == 3'b101) \& (Fn7 == 7'b000_0000);
   assign SRA = (Op == ALUR_OP) && (Fn3 == 3'b101) && (Fn7 == 7'b010_0000);
   wire ADD, SUB, ADDI;
    assign ADD = (OP == ALUR_OP) \& (Fn3 == 3'b000) \& (Fn7 == 7'b000_0000);
    assign SUB = (Op == ALUR_OP) \& (Fn3 == 3'b000) \& (Fn7 == 7'b010_0000);
    assign ADDI = (Op == ALUI_OP) \& (Fn3 == 3'b000);
   wire SLT, SLTU, SLTI, SLTIU;
   assign SLT = (Op == ALUR_OP) \&\& (Fn3 == 3'b010);
   assign SLTU = (Op == ALUR_OP) && (Fn3 == 3'b011);
    assign SLTI = (Op == ALUI_OP ) && (Fn3 == 3'b010);
   assign SLTIU= (Op == ALUI_OP) && (Fn3 == 3'b011);
   wire XOR, OR, AND, XORI, ORI, ANDI;
   assign XOR = (Op == ALUR_OP) \&\& (Fn3 == 3'b100);
   assign OR = (Op == ALUR_OP) \&\& (Fn3 == 3'b110);
   assign AND = (Op == ALUR_OP) \&\& (Fn3 == 3'b111);
    assign XORI = (Op == ALUI\_OP) \& (Fn3 == 3'b100);
    assign ORI = (Op == ALUI\_OP) \&\& (Fn3 == 3'b110);
   assign ANDI = (Op == ALUI\_OP) \&\& (Fn3 == 3'b111);
   wire LUI, AUIPC;
   assign LUI = (Op == LUI_OP );
   assign AUIPC= (Op == AUIPC_OP);
    wire JAL, JALR, BEQ, BNE, BLT, BLTU, BGE, BGEU;
   assign JAL = (Op == JAL_OP
   assign JALR = (Op == JALR_OP );
   assign BEQ = (Op == BR_OP) \& (Fn3 == 3'b000);
   assign BNE = (Op == BR_OP) \& (Fn3 == 3'b001);
   assign BLT = (Op == BR\_OP)
                               ) && (Fn3 == 3'b100);
    assign BGE = (Op == BR_OP
                               ) && (Fn3 == 3'b101);
   assign BLTU = (Op == BR_OP
                               ) && (Fn3 == 3'b110);
   assign BGEU = (Op == BR_OP
                                ) && (Fn3 == 3'b111);
```

```
assign LB = (Op == LOAD_OP) \& (Fn3 == 3'b000);
    assign LH = (Op == LOAD_OP) \&\& (Fn3 == 3'b001);
    assign LW = (Op == LOAD_OP) \& (Fn3 == 3'b010);
89 assign LBU = (Op == LOAD_OP) && (Fn3 == 3'b100);
    assign LHU = (Op == LOAD_OP) \& (Fn3 == 3'b101);
92 wire SB, SH, SW;
    assign SB = (Op == STORE_OP) \&\& (Fn3 == 3'b000);
    assign SH = (Op == STORE_OP) \&\& (Fn3 == 3'b001);
    assign SW = (Op == STORE_OP) \&\& (Fn3 == 3'b010);
     wire RegWD_NL = LUI || AUIPC || (Op == ALUR_OP) || (Op == ALUI_OP) || JAL || JALR;
103 assign JalD = JAL;
    assign JalrD= JALR;
107 always @ (*)
       begin
          if(RegWD_NL) RegWriteD <= `LW;</pre>
          else if(LB) RegWriteD <= `LB;</pre>
          else if(LH) RegWriteD <= `LH;</pre>
          else if(LW) RegWriteD <= `LW;
          else if(LBU) RegWriteD <= `LBU;</pre>
         else if(LHU) RegWriteD <= `LHU;</pre>
          else
                   RegWriteD <= `NOREGWRITE;</pre>
118 assign MemToRegD = (Op == LOAD_OP);
120 always @ (*)
      begin
                       MemWriteD <= 4'b0001;</pre>
            if(SB)
             else if(SH) MemWriteD <= 4'b0011;</pre>
             else if(SW) MemWriteD <= 4'b1111;</pre>
             else
     assign LoadNpcD = JAL || JALR;
130 always @ (*)
        begin
             RegReadD[0] \leftarrow (Op == ALUR_OP) \mid (Op == BR_OP) \mid (Op == STORE_OP);
             RegReadD[1] <= (Op == ALUI_OP)</pre>
                         || (Op == ALUR_OP)
                         || (Op == LOAD_OP )
                         || (Op == STORE_OP)
                         | | (Op == BR_OP)
                         || JALR:
         end
    always @ (*)
         begin
             if(BEQ)
                             BranchTypeD <= `BEQ;</pre>
```

```
else if(BNE)
                                BranchTypeD <= `BNE;</pre>
               else if(BLT) BranchTypeD <= `BLT;
else if(BLTU) BranchTypeD <= `BLTU;
              else if(BGEU) BranchTypeD <= `BGEU;</pre>
                                 BranchTypeD <= `NOBRANCH;</pre>
                else
 152 always @ (*)
           begin
              if (SLL || SLLI) AluContrlD <= `SLL;
else if (SRA || SRAI) AluContrlD <= `SRA;
else if (SRL || SRLI) AluContrlD <= `SRL;</pre>
                else if (ADD || ADDI || AUIPC || JALR || Op == LOAD_OP || Op == STORE_OP)
                                                    AluContrlD <= `ADD;
AluContrlD <= `SUB;
                                              AluContrlD <= `SLT;
AluContrlD <= `SLTU;
              else if (SLTU||SLTIU)
             else if (XOR || XORI)
else if (OR || ORI )
else if (AND || ANDI)
                                                   AluContrlD <= `XOR;
                                                   AluContrlD <= `OR;
                                                   AluContrlD <= `AND;
                                                    AluContrlD <= `LUI;
                                                    AluContrlD <= 4'b1111;
                else
       assign AluSrc2D =
       (SLLI || SRAI || SRLI) ? 2'b01 : ( (Op == ALUR_OP || Op == BR_OP) ? 2'b00 : 2'b10
 175 assign AluSrc1D = AUIPC;
 177 always @ (*)
        begin
                      (Op == ALUR_OP)
                                                                            ImmType <= `RTYPE;</pre>
              else if (Op == ALUI_OP || Op == LOAD_OP || JALR)
                                                                            ImmType <= `ITYPE;</pre>
              else if (LUI || AUIPC )
                                                                             ImmType <= `UTYPE;</pre>
              else if (JAL)
                                                                             ImmType <= `JTYPE;</pre>
              else if (Op == BR_OP)
                                                                             ImmType <= `BTYPE;</pre>
               else if (Op == STORE_OP)
                                                                             ImmType <= `STYPE;</pre>
                                                                             ImmType <= 3'b111;</pre>
                else
.188 endmodule
```

计算单元: ALU

设计思想:根据控制指令操作操作数

```
'`` verilog
1 module ALU(
2 input wire [31:0] Operand1,
3 input wire [31:0] Operand2,
4 input wire [3:0] AluContrl,
5 output reg [31:0] AluOut
```

```
always@(*)
        case(AluContrl)
            `SLL:
                    AluOut <= Operand1 << Operand2[4:0];
             `SRL:
                    AluOut <= Operand1 >> Operand2[4:0];
             `SRA:
                     AluOut <= $signed(Operand1) >>> Operand2[4:0];
            `ADD:
                     AluOut <= Operand1 + Operand2;
             SUB:
                     AluOut <= Operand1 - Operand2;
             `XOR:
                     AluOut <= Operand1 \ Operand2;
                     AluOut <= Operand1 | Operand2;
             `OR:
             AND:
                     AluOut <= Operand1 & Operand2;
            `SLT:
                    AluOut <= $signed(Operand1) < $signed(Operand2) ? 32'd1 : 32'd0;
             SLTU: AluOut <= $unsigned(Operand1) < $unsigned(Operand2) ? 32'd1 :</pre>
32'd0:
            default:
        endcase
    end
endmodule
```

冲突处理单元: HarzardUnit

设计思想:

- 1. 有RAW数据相关或写存储器时stall取址和解码阶段
- 2. 跳转take时冲刷not take的段寄存器

```
output reg StallF, FlushF, StallD, FlushD, StallE, FlushE, StallM, FlushM, StallW,
FlushW.
    output reg [1:0] Forward1E, Forward2E
always @ (*)
    begin
        if(CpuRst)
             begin
                 StallF <= 1'b0; FlushF <= 1'b1;
                 StallD <= 1'b0; FlushD <= 1'b1;
                 StallE <= 1'b0; FlushE <= 1'b1;</pre>
                 StallM <= 1'b0; FlushM <= 1'b1;</pre>
                 StallW <= 1'b0; FlushW <= 1'b1;
        else if (MemToRegE && ((RdE == Rs1D) || (RdE == Rs2D)) && RdE != 5'b0) // 读写
             begin
                 StallF <= 1'b1; FlushF <= 1'b0;</pre>
                 StallD <= 1'b1; FlushD <= 1'b0;
                 StallE <= 1'b0; FlushE <= 1'b0;</pre>
                 StallM <= 1'b0; FlushM <= 1'b0;
                 Stallw <= 1'b0; Flushw <= 1'b0;
             end
        else if (BranchE || JalrE)
             begin
                 StallF <= 1'b0; FlushF <= 1'b0;
                 StallD <= 1'b0; FlushD <= 1'b1;</pre>
                 StallM <= 1'b0; FlushM <= 1'b0;
                 Stallw <= 1'b0; Flushw <= 1'b0;
             end
             begin
                 StallF <= 1'b0; FlushF <= 1'b0;</pre>
                 StallD <= 1'b0; FlushD <= 1'b1;</pre>
                 StallE <= 1'b0; FlushE <= 1'b0;</pre>
                 StallM <= 1'b0; FlushM <= 1'b0;
             end
             begin
                 StallF <= 1'b0; FlushF <= 1'b0;</pre>
                 StallD <= 1'b0; FlushD <= 1'b0;</pre>
                 StallE <= 1'b0; FlushE <= 1'b0;</pre>
                 StallM <= 1'b0; FlushM <= 1'b0;
                 StallW <= 1'b0; FlushW <= 1'b0;
             end
    end
always @ (*)
    begin
```

```
(RegReadE[1] == 1'b1)
                  && (RegWriteM != 3'b0)
                  && (RdM != 5'b0)
                  && (Rs1E == RdM)
             Forward1E <= 2'b10;</pre>
        else if ( (RegReadE[1] == 1'b1)
                  && (RegWriteW != 3'b0)
                  && (RdW != 5'b0)
                  && (Rs1E == RdW)
             Forward1E <= 2'b01;</pre>
        else
             Forward1E <= 2'b00;</pre>
    end
always @ (*)
    begin
                 ( (RegReadE[0] == 1'b1)
                  && (RegWriteM != 3'b0)
                  && (RdM != 5'b0)
                  && (Rs2E == RdM)
             Forward2E <= 2'b10;</pre>
        else if ( (RegReadE[0] == 1'b1)
                  && (RegwriteW != 3'b0)
                  && (RdW != 5'b0)
                  && (Rs2E == RdW)
             Forward2E <= 2'b01;</pre>
        else
             Forward2E <= 2'b00;</pre>
    end
endmodule
```

分支决策单元: BranchDecisionMaking

设计思想:根据判断类型和操作数判断跳转是否take 具体设计如下:

```
BLT: BranchE <= ($signed(Operand1) < $signed(Operand2));

BLTU: BranchE <= ($unsigned(Operand1) < $unsigned(Operand2));

BGE: BranchE <= ($signed(Operand1) >= $signed(Operand2));

BGEU: BranchE <= ($unsigned(Operand1) >= $unsigned(Operand2));

default: BranchE <= 1'b0;

endcase

endmodule</pre>
```

取址决策单元: NPC_Generator

设计思想: EX阶段产生的Branch和Jalr有效信号优先于ID阶段产生的Jal有效信号 具体设计如下:

```
verilog
  module NPC_Generator(
       input wire [31:0] PCF, JalrTarget, BranchTarget, JalTarget,
       input wire BranchE, JalD, JalrE,
       output reg [31:0] PC_In
  always@(*)
      begin
           if(JalrE)
               PC_In <= JalrTarget;</pre>
           else if(BranchE)
               PC_In <= BranchTarget;</pre>
           else if(JalD)
               PC_In <= JalTarget;</pre>
           else
               PC_In <= PCF + 4;</pre>
       end
  endmodule
```

数据加载单元: DataExt

设计思想:根据load指令类型和load字节选取产生32位输出结果

```
case(LoadedBytesSelect)
                         2'b01: OUT <= { {24{IN[15]}}, IN[15: 8] };
                         2'b10: OUT <= { {24{IN[23]}}, IN[23:16] };
                         2'b11: OUT <= { {24{IN[31]}}, IN[31:24] };
                         default:OUT <= 32'bx;</pre>
                     endcase
                begin
                     casex(LoadedBytesSelect)
                         2'b00: OUT <= { {16{IN[15]}}, IN[15: 0] };
                         2'b10: OUT <= { {16{IN[31]}}}, IN[31:16] };
                         default:OUT <= 32'bx;</pre>
                     endcase
            `LW:
                             OUT <= IN:
            `LBU:
                begin
                     case(LoadedBytesSelect)
                         2'b11: OUT <= { 24'b0, IN[31:24] };
                         default:OUT <= 32'bx;</pre>
                     endcase
                end
            `LHU:
                begin
                     casex(LoadedBytesSelect)
                         2'b00: OUT <= { 16'b0, IN[15: 0] };
                         2'b01: OUT <= { 16'b0, IN[23: 8] };
                         2'b10: OUT <= { 16'b0, IN[31:16] };
                         default:OUT <= 32'bx;</pre>
                     endcase
                end
            default:
                           OUT <= 32'bx;
        endcase
    end
endmodule
```

立即数解析单元: ImmOperandUnit

设计思想:根据立即数类型解析立即数

```
verilog
1  include "Parameters.v"
2  module ImmOperandUnit(
3   input wire [31:7] In,
4   input wire [2:0] Type,
5   output reg [31:0] Out
6  );
7  //
8   always@(*)
9  begin
10  case(Type)
```

写回控制单元: WBSegReg

设计思想:默认store类型的指令先将要保存的数据和有效位放在低位,在这里根据低两位地址做一个位移再交给memory

具体设计如下:

```
··· verilog
         wire [31:0] RD_raw;
         reg [ 3:0] WE_SHIFT;
         reg [31:0] WD_SHIFT;
         always @ (*)
             begin
                 case(WE)
                     4'b0001: WE_SHIFT <= WE << A[1:0];
                     4'b0011: WE_SHIFT <= WE << A[1:0];
                     4'b1111: WE_SHIFT <= WE;
                     default: WE_SHIFT <= 4'b0000;</pre>
                 endcase
                 WD_SHIFT <= WD << (A[1:0] * 8);
             end
         DataRam DataRamInst (
                     ( WE_SHIFT
             .addra ( A[31:2]
                     ( WD_SHIFT
             .douta ( RD_raw
             .addrb ( A2[31:2]
             .dinb
             .doutb (RD2
```

实验结果

标准测试testAll838个测试样例模拟测试通过,现场检查已验收。