

# MPSoC-NTM (T-DNC/NTM-MPSoC)

QueenField

## **0. Introduction**

### **0.0. DO-254**

#### **0.0.1. HARDWARE PLANNING PROCESS**

##### **0.0.1.1. Plan for Hardware Aspects of Certification**

##### **0.0.1.2. Hardware Design Plan**

##### **0.0.1.3. Hardware Validation Plan**

##### **0.0.1.4. Hardware Verification Plan**

##### **0.0.1.5. Hardware Configuration Management Plan**

##### **0.0.1.6. Hardware Process Assurance Plan**

#### **0.0.2. HARDWARE DESIGN PROCESS**

##### **0.0.2.1 Requirements Capture Process**

##### **0.0.2.2 Conceptual Design Process**

##### **0.0.2.3 Detailed Design Process**

##### **0.0.2.4 Implementation Process**

##### **0.0.2.5 Production Transition Process**

#### **0.0.3. VALIDATION AND VERIFICATION PROCESS**

##### **0.0.3.1 Validation Process**

**0.0.3.2 Verification Process**

**0.0.4. CONFIGURATION MANAGEMENT PROCESS**

**0.0.5. PROCESS ASSURANCE**

**0.0.6. CERTIFICATION LIAISON PROCESS**

**0.0.7. HARDWARE DESIGN LIFECYCLE DATA**

**0.0.7.1 The Certification Authority**

**0.0.7.2 Certification Reviews**

**0.0.7.3 Scheduling of Reviews**

**0.0.8. ADDITIONAL CONSIDERATIONS**

**0.0.8.1 Previously Developed Hardware**

**0.0.8.2 Commercial Components Usage**

**0.1. Requirements**

**0.1.1. Structural UML diagrams**

0.1.1.1. Class diagram

0.1.1.2. Component diagram

0.1.1.3. Composite diagram

0.1.1.4. Deployment diagram

0.1.1.5. Object diagram

0.1.1.6. Package diagram

0.1.1.7. Profile diagram

**0.1.2. Behavioral UML diagrams**

0.1.2.1. Activity diagram

0.1.2.2. Communication diagram

0.1.2.3. Interaction diagram

0.1.2.4. Sequence diagram

0.1.2.5. State diagram

0.1.2.6. Timing diagram

0.1.2.7. Use diagram

## **0.2. Source**

### **0.2.1. MatLab Language**

### **0.2.2. Rust Language**

## **0.3. Model**

### **0.3.1. VHDL**

### **0.3.2. Verilog**

## **0.4. Design**

### **0.4.1. VHDL**

### **0.4.2. Verilog**

## **0.5. Verification**

### **0.5.1. OSVVM-VHDL**

#### **0.5.1.1. OSVVM Checker**

#### **0.5.1.2. OSVVM Stimulus**

#### **0.5.1.3. OSVVM Testbench**

### **0.5.2. UVM-Verilog**

#### **0.5.2.1. UVM Agent**

#### **0.5.2.2. UVM Driver**

#### **0.5.2.3. UVM Enviroment**

#### **0.5.2.4. UVM Monitor**

#### **0.5.2.5. UVM Scoreboard**

#### **0.5.2.6. UVM Sequence**

**0.5.2.7. UVM Sequencer**

**0.5.2.8. UVM Subscriber**

**0.5.2.9. UVM Test**

**0.5.2.10. UVM Testbench**

**0.5.2.11. UVM Transaction**

**1. Mechanics**

**2. Information**

**2.1. Bit**

**2.2. Logic Gate**

**2.2.1. YES/NOT Gate**

**2.2.2. AND/NAND Gate**

**2.2.3. OR/NOR Gate**

**2.2.4. XOR/XNOR Gate**

**2.3. Combinational Logic**

**2.3.1. Arithmetic Circuits**

**2.3.2. Logic Circuits**

## 2.4. Finite State Machine

## 2.5. Pushdown Automaton

# 3. Neural Network

## 3.1. Feedforward Neural Network

## 3.2. Long Short Term Memory Neural Network

## 3.3. Transformer Neural Network

# 4. Turing Machine

## 4.1. Neural Turing Machine

### 4.1.1. Feedforward Neural Turing Machine

### 4.1.2. LSTM Neural Turing Machine

### 4.1.3. Transformer Neural Turing Machine

## 4.2. Differentiable Neural Computer

### 4.2.1. Feedforward Differentiable Neural Computer

### 4.2.2. LSTM Differentiable Neural Computer

### 4.2.3. Transformer Differentiable Neural Computer

# 5. Computer Architecture

## 5.1. von Neumann Architecture

### 5.1.1. Control Unit

### 5.1.2. ALU

### 5.1.3. Memory Unit

### 5.1.4. I/O Unit

## 5.2. Harvard Architecture

### 5.2.1. Control Unit

#### **5.2.2. ALU**

#### **5.2.3. Memory Unit**

#### **5.2.4. I/O Unit**

### **6. Advanced Computer Architecture**

#### **6.1. Processing Unit**

##### **6.1.1. SISD**

##### **6.1.2. SIMD**

##### **6.1.3. MISD**

##### **6.1.4. MIMD**

#### **6.2. System on Chip**