Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Antlr4 #49

Merged
merged 27 commits into from Feb 18, 2023
Merged

Antlr4 #49

merged 27 commits into from Feb 18, 2023

Conversation

Paebbels
Copy link
Owner

New Features

  • ANTLR4 grammar supporting VHDL-2019.

Changes

  • Bumped dependencies.

Bug Fixes

  • tbd

@codecov
Copy link

codecov bot commented Feb 18, 2023

Codecov Report

Merging #49 (ebdff5c) into dev (fcc4d56) will decrease coverage by 24.09%.
The diff coverage is 18.80%.

❗ Current head ebdff5c differs from pull request most recent head fff62fe. Consider uploading reports for the commit fff62fe to get more accurate results

@@             Coverage Diff             @@
##              dev      #49       +/-   ##
===========================================
- Coverage   41.84%   17.75%   -24.09%     
===========================================
  Files          76      117       +41     
  Lines       10389    16439     +6050     
  Branches     2094     3185     +1091     
===========================================
- Hits         4347     2919     -1428     
- Misses       5800    13465     +7665     
+ Partials      242       55      -187     
Flag Coverage Δ
unittests 17.75% <18.80%> (-24.09%) ⬇️

Flags with carried forward coverage won't be shown. Click here to find out more.

Impacted Files Coverage Δ
pyVHDLParser/Base.py 100.00% <ø> (+10.00%) ⬆️
pyVHDLParser/Blocks/Assignment/SignalAssignment.py 0.00% <ø> (ø)
...VHDLParser/Blocks/Assignment/VariableAssignment.py 0.00% <ø> (ø)
...HDLParser/Blocks/Attribute/AttributeDeclaration.py 0.00% <ø> (ø)
...LParser/Blocks/Attribute/AttributeSpecification.py 0.00% <ø> (ø)
pyVHDLParser/Blocks/Comment.py 0.00% <ø> (ø)
pyVHDLParser/Blocks/Common.py 59.37% <ø> (ø)
pyVHDLParser/Blocks/ControlStructure/Case.py 23.30% <ø> (ø)
pyVHDLParser/Blocks/ControlStructure/Exit.py 16.09% <ø> (ø)
pyVHDLParser/Blocks/ControlStructure/ForLoop.py 25.14% <ø> (ø)
... and 218 more

📣 We’re building smart automated test selection to slash your CI/CD build times. Learn more

@Paebbels Paebbels marked this pull request as ready for review February 18, 2023 22:01
@Paebbels Paebbels merged commit c63b6c2 into dev Feb 18, 2023
@Paebbels Paebbels deleted the antlr4 branch February 18, 2023 22:05
@Paebbels Paebbels mentioned this pull request Feb 19, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

1 participant