











SN74AVC8T245

SCES517I - DECEMBER 2003 - REVISED DECEMBER 2014

# SN74AVC8T245 8-Bit Dual-Supply Bus Transceiver With Configurable Voltage Translation and 3-State Outputs


#### **Features**

- Control Inputs V<sub>IH</sub>/V<sub>II</sub> Levels Are Referenced to V<sub>CCA</sub> Voltage
- V<sub>CC</sub> Isolation Feature If Either V<sub>CC</sub> Input Is at GND, All I/O Ports Are in the High-Impedance
- I<sub>off</sub> Supports Partial Power-Down Mode Operation
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.4-V to 3.6-V Power-Supply Range
- I/Os Are 4.6-V Tolerant
- Maximum Data Rates
  - 170 Mbps (V<sub>CCA</sub> < 1.8 V or V<sub>CCB</sub> < 1.8 V)
  - 320 Mbps ( $V_{CCA}$  ≥ 1.8 V and  $V_{CCB}$  ≥ 1.8 V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 8000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## **Applications**

- Personal Electronic
- Industrial
- Enterprise
- Telecom

### Logic Diagram (Positive Logic)



### 3 Description

This 8-bit noninverting bus transceiver uses two separate configurable power-supply rails. SN74AVC8T245 is optimized to operate with  $V_{\text{CCA}}/V_{\text{CCB}}$  set at 1.4 V to 3.6 V. The device is operational with  $V_{CCA}/V_{CCB}$  as low as 1.2 V. The A port is designed to track V<sub>CCA</sub>. V<sub>CCA</sub> accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track  $V_{\text{CCB}}.\ V_{\text{CCB}}$  accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

The SN74AVC8T245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the outputs so the buses are effectively isolated.

The SN74AVC8T245 is designed so the control pins (DIR and  $\overline{OE}$ ) are supplied by  $V_{CCA}$ .

The SN74AVC8T245 solution is compatible with a single-supply system and can be replaced later with a '245 function, with minimal printed circuit board redesign.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, thus preventing damaging current backflow through the device when it is powered down.

The  $V_{CC}$  isolation feature ensures that if either  $V_{CC}$ input is at GND, both ports are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE shall be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	VQFN (24)	3.50 mm x 5.50 mm
SN74AVC8T245	TSSOP (24)	4.40 mm x 7.80 mm
	TVSOP (24)	4.40 mm x 5.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.



### **Table of Contents**

1	Features 1	7	Parameter Measurement Information	12
2	Applications 1	8	Detailed Description	13
3	Description 1		8.1 Overview	13
4	Revision History2		8.2 Functional Block Diagram	13
5	Pin Configuration and Functions		8.3 Feature Description	13
6	Specifications4		8.4 Device Functional Modes	13
•	6.1 Absolute Maximum Ratings	9	Application and Implementation	14
	6.2 ESD Ratings		9.1 Application Information	14
	6.3 Recommended Operating Conditions		9.2 Typical Application	14
	6.4 Thermal Information	10	Power Supply Recommendations	
	6.5 Electrical Characteristics	11	Layout	
	6.6 Switching Characteristics, V <sub>CCA</sub> = 1.2 V		11.1 Layout Guidelines	
	6.7 Switching Characteristics, V <sub>CCA</sub> = 1.5 V ± 0.1 V 7		11.2 Layout Example	
	6.8 Switching Characteristics, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V} \dots 7$	12	Device and Documentation Support	
	6.9 Switching Characteristics, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}8$		12.1 Trademarks	
	6.10 Switching Characteristics, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}8$		12.2 Electrostatic Discharge Caution	
	6.11 Operating Characteristics		12.3 Glossary	
	6.12 Typical Characteristics	13	Mechanical, Packaging, and Orderable Information	

# 4 Revision History


### Changes from Revision H (February 2007) to Revision I

**Page** 

Submit Documentation Feedback



# 5 Pin Configuration and Functions



### **Pin Functions**

	PIN	1/0	DECORPORION
NAME	NO.	I/O	DESCRIPTION
A1	3	I/O	Input/output A1. Referenced to V <sub>CCA</sub> .
A2	4	I/O	Input/output A2. Referenced to V <sub>CCA</sub> .
A3	5	I/O	Input/output A3. Referenced to V <sub>CCA</sub> .
A4	6	I/O	Input/output A4. Referenced to V <sub>CCA</sub> .
A5	7	I/O	Input/output A5. Referenced to V <sub>CCA</sub> .
A6	8	I/O	Input/output A6. Referenced to V <sub>CCA</sub> .
A7	9	I/O	Input/output A7. Referenced to V <sub>CCA</sub> .
A8	10	I/O	Input/output A8. Referenced to V <sub>CCA</sub> .
B1	21	I/O	Input/output B1. Referenced to V <sub>CCB</sub> .
B2	20	I/O	Input/output B2. Referenced to V <sub>CCB</sub> .
B3	19	I/O	Input/output B3. Referenced to V <sub>CCB</sub> .
B4	18	I/O	Input/output B4. Referenced to V <sub>CCB</sub> .
B5	17	I/O	Input/output B5. Referenced to V <sub>CCB</sub> .
B6	16	I/O	Input/output B6. Referenced to V <sub>CCB</sub> .
B7	15	I/O	Input/output B7. Referenced to V <sub>CCB</sub> .
B8	14	I/O	Input/output B8. Referenced to V <sub>CCB</sub> .
DIR	2	I	Direction-control signal
GND	11, 12, 13	_	Ground
ŌĒ	22	I	3-state output-mode enables. Pull $\overline{\text{OE}}$ high to place all outputs in 3-state mode. Referenced to $V_{\text{CCA}}$ .
$V_{CCA}$	1	_	A-port supply voltage. 1.2 V ≤ V <sub>CCA</sub> ≤ 3.6 V
V <sub>CCB</sub>	23, 24		B-port supply voltage. 1.2 V ≤ V <sub>CCA</sub> ≤ 3.6 V



### 6 Specifications

# 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CCA</sub> , V <sub>CCB</sub>	Supply voltage range		-0.5	4.6	V
		I/O ports (A port)	-0.5	4.6	
$V_{I}$	Input voltage range (2)	I/O ports (B port)	-0.5	4.6	V
		Control inputs	-0.5	4.6	
.,	Voltage range applied to any output	A port	-0.5	4.6	
Vo	in the high-impedance or power-off state (2)	B port	-0.5	4.6	V
.,	Value of the second sec	A port	-0.5	V <sub>CCA</sub> + 0.5	V
Vo	Voltage range applied to any output in the high or low state (2) (3)	B port	-0.5	V <sub>CCB</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current		-50	50	mA
	Continuous current through V <sub>CCA</sub> , V <sub>CCB</sub> , or GND		-100	100	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±8000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V
		Machine model (MM)	±200	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Submit Documentation Feedback

Copyright © 2003–2014, Texas Instruments Incorporated

<sup>(2)</sup> The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>3)</sup> The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.3 Recommended Operating Conditions (1)(2)(3)

			V <sub>CCI</sub>	V <sub>cco</sub>	MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage				1.2	3.6	V
V <sub>CCB</sub>	Supply voltage				1.2	3.6	V
			1.2 V to 1.95 V		V <sub>CCI</sub> × 0.65		
$V_{IH}$	High-level input voltage	Data inputs	1.95 V to 2.7 V		1.6		V
	input voltage		2.7 V to 3.6 V		2		
			1.2 V to 1.95 V			V <sub>CCI</sub> × 0.35	
$V_{IL}$	Low-level input voltage	Data inputs	1.95 V to 2.7 V			0.7	V
	input voltage		2.7 V to 3.6 V			0.8	
			1.2 V to 1.95 V		V <sub>CCA</sub> × 0.65		
$V_{IH}$	High-level input voltage	DIR (referenced to V <sub>CCA</sub> )	1.95 V to 2.7 V		1.6		V
	input voltage	(referenced to ACCV)	2.7 V to 3.6 V		2		
			1.2 V to 1.95 V			V <sub>CCA</sub> × 0.35	
$V_{IL}$	Low-level input voltage	DIR (referenced to V <sub>CCA</sub> )	1.95 V to 2.7 V			0.7	V
	input voltage	(referenced to ACCV)	2.7 V to 3.6 V			0.8	
VI	Input voltage				0	3.6	V
	Outside all and	Active state			0	V <sub>CCO</sub>	V
V <sub>O</sub>	Output voltage	3-state			0	3.6	V
				1.2 V		-3	
				1.4 V to 1.6 V		-6	
$I_{OH}$	High-level output cu	rrent		1.65 V to 1.95 V		-8	mA
				2.3 V to 2.7 V		-9	
				3 V to 3.6 V		-12	
				1.2 V		3	
				1.4 V to 1.6 V		6	
$I_{OL}$	Low-level output cur	rent		1.65 V to 1.95 V		8	mA
				2.3 V to 2.7 V		9	
				3 V to 3.6 V		12	
Δt/Δν	Input transition rise	or fall rate				5	ns/V
T <sub>A</sub>	Operating free-air te	mperature			-40	85	°C

 $V_{\text{CCI}}$  is the  $V_{\text{CC}}$  associated with the input port.

#### 6.4 Thermal Information

			SN74AVC8T245						
	THERMAL METRIC <sup>(1)</sup>	DGV	PW	RHL	UNIT				
		24 PINS	24 PINS	24 PINS					
$R_{\theta JA}$	Junction-to-ambient thermal resistance	95.5	92.0	35.0					
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	27.0	29.3	39.9					
$R_{\theta JB}$	Junction-to-board thermal resistance	48.9	46.7	13.8	°C/W				
ΨЈТ	Junction-to-top characterization parameter	0.7	1.5	0.3	- C/VV				
ΨЈВ	Junction-to-board characterization parameter	48.5	46.2	13.8					
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	1.4					

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

 $V_{CCO}$  is the  $V_{CC}$  associated with the output port. All unused data inputs of the device must be held at  $V_{CCI}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# 6.5 Electrical Characteristics (1)(2)

over recommended operating free-air temperature range (unless otherwise noted)

DADA	AMETER	TEST CONDIT	IONS	V	V	T	<sub>A</sub> = 25°C		-40°C to 8	5°C	UNIT
PARA	AIVIETER	TEST CONDIT	IONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP	MAX	MIN	MAX	UNII
		$I_{OH} = -100 \ \mu A$		1.2 V to 3.6 V	1.2 V to 3.6 V				V <sub>CCO</sub> - 0.2		
		$I_{OH} = -3 \text{ mA}$		1.2 V	1.2 V		0.95				
\/		I <sub>OH</sub> = -6 mA	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1.4 V	1.4 V				1.05		V
$V_{OH}$		$I_{OH} = -8 \text{ mA}$	$V_I = V_{IH}$	1.65 V	1.65 V				1.2		V
		$I_{OH} = -9 \text{ mA}$		2.3 V	2.3 V				1.75		
		$I_{OH} = -12 \text{ mA}$		3 V	3 V				2.3		
		I <sub>OL</sub> = 100 μA		1.2 V to 3.6 V	1.2 V to 3.6 V					0.2	
		$I_{OL} = 3 \text{ mA}$		1.2 V	1.2 V		0.15				
\/		$I_{OL} = 6 \text{ mA}$	$V_I = V_{IL}$	1.4 V	1.4 V					0.35	V
$V_{OL}$		I <sub>OL</sub> = 8 mA	$V_I = V_{IL}$	1.65 V	1.65 V					0.45	V
		$I_{OL} = 9 \text{ mA}$		2.3 V	2.3 V					0.55	
		I <sub>OL</sub> = 12 mA		3 V	3 V					0.7	
I <sub>I</sub>	Control inputs	$V_I = V_{CCA}$ or GND		1.2 V to 3.6 V	1.2 V to 3.6 V	-0.25	±0.025	0.25	-1	1	μΑ
	A or B	\\ -=\\\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		0 V	0 V to 3.6 V	-1	±0.1	1	<b>-</b> 5	5	^
l <sub>off</sub>	port	$V_I$ or $V_O = 0$ to 3.6	V	0 V to 3.6 V	0 V	-1	±0.1	1	-5	5	μΑ
l <sub>OZ</sub>	A or B port	$V_O = V_{CCO}$ or GND $V_L = V_{CCI}$ or GND, $OE = V_{IH}$	,	3.6 V	3.6 V		±0.5	±2.5		±5	μA
				1.2 V to 3.6 V	1.2 V to 3.6 V					15	
$I_{CCA}$		$V_I = V_{CCI}$ or GND,	$I_O = 0$	0 V	3.6 V					-2	μΑ
				3.6 V	0 V					15	
				1.2 V to 3.6 V	1.2 V to 3.6 V					15	
$I_{CCB}$		$V_I = V_{CCI}$ or GND,	$I_O = 0$	0 V	3.6 V					15	μΑ
				3.6 V	0 V					-2	
I <sub>CCA</sub> +	I <sub>CCB</sub>	$V_I = V_{CCI}$ or GND,	I <sub>O</sub> = 0	1.2 V to 3.6 V	1.2 V to 3.6 V					25	μΑ
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 3.3 V or GND		3.3 V	3.3 V		3.5			4.5	pF
C <sub>io</sub>	A or B port	V <sub>O</sub> = 3.3 V or GND		3.3 V	3.3 V		6			7	pF

Submit Documentation Feedback

Copyright © 2003–2014, Texas Instruments Incorporated

 $<sup>\</sup>begin{array}{ll} \hbox{(1)} & V_{CCO} \text{ is the } V_{CC} \text{ associated with the output port.} \\ \hbox{(2)} & V_{CCI} \text{ is the } V_{CC} \text{ associated with the input port.} \\ \hbox{(3)} & \text{For I/O ports, the parameter } I_{OZ} \text{ includes the input leakage current.} \\ \end{array}$ 



# 6.6 Switching Characteristics, $V_{CCA} = 1.2 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 1.2 \text{ V}$  (see Figure 10)

DADAMETED	FROM	то	V <sub>CCB</sub> = 1.2 V	V <sub>CCB</sub> = 1.5 V	V <sub>CCB</sub> = 1.8 V	V <sub>CCB</sub> = 2.5 V	V <sub>CCB</sub> = 3.3 V	LINUT
PARAMETER	(INPUT)	(OUTPUT)	TYP	TYP	TYP	TYP	TYP	UNIT
t <sub>PLH</sub>	А	В	3.1	2.6	2.5	3	3.5	no
t <sub>PHL</sub>	A	Ь	3.1	2.6	2.5	3	3.5	ns
t <sub>PLH</sub>	В	Α	3.1	2.7	2.5	2.4	2.3	no
t <sub>PHL</sub>	ь	A	3.1	2.7	2.5	2.4	2.3	ns
t <sub>PZH</sub>	ŌĒ	Α	5.3	5.3	5.3	5.3	5.3	ns
t <sub>PZL</sub>	OL	A	5.3	5.3	5.3	5.3	5.3	115
t <sub>PZH</sub>	ŌĒ	В	5.1	4	3.5	3.2	3.1	no
t <sub>PZL</sub>	OE	Ь	5.1	4	3.5	3.2	3.1	ns
t <sub>PHZ</sub>	ŌĒ	Α	4.8	4.8	4.8	4.8	4.8	20
t <sub>PLZ</sub>	OE	A	4.8	4.8	4.8	4.8	4.8	ns
t <sub>PHZ</sub>	ŌĒ	В	4.7	4	4.1	4.3	5.1	20
t <sub>PLZ</sub>	OE	Б	4.7	4	4.1	4.3	5.1	ns

# 6.7 Switching Characteristics, $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$  (see Figure 10)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CCB</sub> = 1.2 V	V <sub>CCB</sub> = ± 0.1		V <sub>CCB</sub> = 1.8 V ± 0.15 V		V <sub>CCB</sub> = 2.5 V ± 0.2 V		V <sub>CCB</sub> = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Α	В	2.7	0.5	5.4	0.5	4.6	0.5	4.9	0.5	6.8	20
t <sub>PHL</sub>	A	Б	2.7	0.5	5.4	0.5	4.6	0.5	4.9	0.5	6.8	ns
t <sub>PLH</sub>	В	Α	2.6	0.5	5.4	0.5	5.1	0.5	4.7	0.5	4.5	no
t <sub>PHL</sub>	Ь	A	2.6	0.5	5.4	0.5	5.1	0.5	4.7	0.5	4.5	ns
t <sub>PZH</sub>	ŌĒ	Α	3.7	1.1	8.7	1.1	8.7	1.1	8.7	1.1	8.7	no
t <sub>PZL</sub>	OE	A	3.7	1.1	8.7	1.1	8.7	1.1	8.7	1.1	8.7	ns
t <sub>PZH</sub>	ŌE	В	4.8	1.1	7.6	1.1	7.1	1	5.6	1	5.2	20
t <sub>PZL</sub>	OE	В	4.8	1.1	7.6	1.1	7.1	1	5.6	1	5.2	ns
t <sub>PHZ</sub>	ŌE	^	3.1	0.5	8.6	0.5	8.6	0.5	8.6	0.5	8.6	20
t <sub>PLZ</sub>	) L	A	3.1	0.5	8.6	0.5	8.6	0.5	8.6	0.5	8.6	ns
t <sub>PHZ</sub>	ŌĒ	В	4.1	0.5	8.4	0.5	7.6	0.5	7.2	0.5	7.8	20
t <sub>PLZ</sub>	OE.	В	4.1	0.5	8.4	0.5	7.6	0.5	7.2	0.5	7.8	ns

# 6.8 Switching Characteristics, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating free-air temperature range, V<sub>CCA</sub> = 1.8 V ± 0.15 V (see Figure 10)

PARAMETER	FROM			V <sub>CCB</sub> = 1.5 V ± 0.1 V		V <sub>CCB</sub> = 1.8 V ± 0.15 V		V <sub>CCB</sub> = 2.5 V ± 0.2 V		V <sub>CCB</sub> = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	۸	В	2.5	0.5	5.1	0.5	4.4	0.5	4	0.5	3.9	
t <sub>PHL</sub>	Α	Б	2.5	0.5	5.1	0.5	4.4	0.5	4	0.5	3.9	ns
t <sub>PLH</sub>	В	Α	2.5	0.5	4.6	0.5	4.4	0.5	3.9	0.5	3.7	
t <sub>PHL</sub>	Ь	A	2.5	0.5	4.6	0.5	4.4	0.5	3.9	0.5	3.7	ns
t <sub>PZH</sub>	ŌE	۸	3	1	6.8	1	6.8	1	6.8	1	6.8	20
t <sub>PZL</sub>	OE	Α	3	1	6.8	1	6.8	1	6.8	1	6.8	ns
t <sub>PZH</sub>	ŌĒ	В	4.6	1.1	8.2	1	6.7	0.5	5.1	0.5	4.5	20
t <sub>PZL</sub>	OE	Б	4.6	1.1	8.2	1	6.7	0.5	5.1	0.5	4.5	ns



# Switching Characteristics, V<sub>CCA</sub> = 1.8 V ± 0.15 V (continued)

over recommended operating free-air temperature range,  $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$  (see Figure 10)

PARAMETER	FROM	TO	V <sub>CCB</sub> = 1.2 V	V <sub>CCB</sub> = ± 0.1		V <sub>CCB</sub> = ± 0.1		V <sub>CCB</sub> = ± 0.2		V <sub>CCB</sub> = ± 0.3		UNIT
	(INPUT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PHZ</sub>	ŌĒ	۸	2.8	0.5	7.1	0.5	7.1	0.5	7.1	0.5	7.1	20
$t_{PLZ}$	OE	OE A	2.8	0.5	7.1	0.5	7.1	0.5	7.1	0.5	7.1	ns
t <sub>PHZ</sub>	<del></del>	<b>D</b>	3.9	0.5	7.8	0.5	6.9	0.5	6	0.5	5.8	
t <sub>PLZ</sub>	OE	OE B	3.9	0.5	7.8	0.5	6.9	0.5	6	0.5	5.8	ns

# 6.9 Switching Characteristics, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (see Figure 10)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = 1.2 V	V <sub>CCB</sub> = 1.5 V ± 0.1 V		V <sub>CCB</sub> = 1.8 V ± 0.15 V		V <sub>CCB</sub> = 2.5 V ± 0.2 V		V <sub>CCB</sub> = 3.3 V ± 0.3 V		UNIT	
	(INPUT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>PLH</sub>	А	В	2.4	0.5	4.7	0.5	3.9	0.5	3.1	0.5	2.8	20	
t <sub>PHL</sub>	A	В	2.4	0.5	4.7	0.5	3.9	0.5	3.1	0.5	2.8	ns	
t <sub>PLH</sub>	В	Α	3	0.5	4.9	0.5	4	0.5	3.1	0.5	2.9	no	
t <sub>PHL</sub>	Ь	A	3	0.5	4.9	0.5	4	0.5	3.1	0.5	2.9	ns	
t <sub>PZH</sub>	ŌĒ	^	2.2	0.5	4.8	0.5	4.8	0.5	4.8	0.5	4.8	ns	
t <sub>PZL</sub>	OE	Α	2.2	0.5	4.8	0.5	4.8	0.5	4.8	0.5	4.8	113	
t <sub>PZH</sub>	ŌĒ	В	4.5	1.1	7.9	0.5	6.4	0.5	4.6	0.5	4		
t <sub>PZL</sub>	OE	В	4.5	1.1	7.9	0.5	6.4	0.5	4.6	0.5	4	ns	
t <sub>PHZ</sub>	ŌĒ	Α	1.8	0.5	5.1	0.5	5.1	0.5	5.1	0.5	5.1	no	
t <sub>PLZ</sub>	OE	A	1.8	0.5	5.1	0.5	5.1	0.5	5.1	0.5	5.1	ns	
t <sub>PHZ</sub>	ŌĒ	В	<u> </u>	3.6	0.5	7.1	0.5	6.3	0.5	5.1	0.5	3.9	20
t <sub>PLZ</sub>	OE .		3.6	0.5	7.1	0.5	6.3	0.5	5.1	0.5	3.9	ns	

# 6.10 Switching Characteristics, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (see Figure 10)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = 1.2 V		V <sub>CCB</sub> = 1.5 V ± 0.1 V		V <sub>CCB</sub> = 1.8 V ± 0.15 V		2.5 V 2 V	V <sub>CCB</sub> = 3.3 V ± 0.3 V		UNIT		
		(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
t <sub>PLH</sub>	А	В	2.3	0.5	4.5	0.5	3.7	0.5	2.9	0.5	2.5	no		
t <sub>PHL</sub>	A	В	2.3 0.9	0.5	4.5	0.5	3.3	0.5	2.9	0.5	2.5	ns		
t <sub>PLH</sub>	В	А	3.5	0.5	6.8	0.5	3.9	0.5	2.8	0.5	2.5	no		
t <sub>PHL</sub>	ь	A	3.5	0.5	6.8	0.5	3.9	0.5	2.8	0.5	2.5	ns		
t <sub>PZH</sub>	ŌĒ	А	2	0.5	4	0.5	4	0.5	4	0.5	4	ns		
t <sub>PZL</sub>	OE	A	2	0.5	4	0.5	4	0.5	4	0.5	4	115		
t <sub>PZH</sub>	ŌĒ	В	4.5	1.1	7.8	0.5	6.2	0.5	4.5	0.5	3.9			
t <sub>PZL</sub>	OE	Ь	4.5	1.1	7.8	0.5	6.2	0.5	4.5	0.5	3.9	ns		
t <sub>PHZ</sub>	ŌĒ	А	1.7	0.5	4	0.5	4	0.5	4	0.5	4	no		
t <sub>PLZ</sub>	OE .	^	1.7	0.5	4	0.5	4	0.5	4	0.5	4	ns		
t <sub>PHZ</sub>	<del></del>	Б	В	ŌE B	3.4	0.5	6.9	0.5	6	0.5	4.8	0.5	4.2	20
t <sub>PLZ</sub>	OE .	В	3.4	0.5	6.9	0.5	6	0.5	4.8	0.5	ns	IIS		



# **6.11 Operating Characteristics**

 $T_{\Delta} = 25^{\circ}C$ 

I <sub>A</sub> = 25	PARAME	TER	TEST CONDITIONS	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.2 V	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.5 V	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.8 V	V <sub>CCA</sub> = V <sub>CCB</sub> = 2.5 V	V <sub>CCA</sub> = V <sub>CCB</sub> = 3.3 V	UNIT	
			CONDITIONS	TYP	TYP	TYP	TYP	TYP		
C <sub>pdA</sub> (1)	A to B	Outputs enabled		1	1	1	1	1		
		Outputs disabled	$C_L = 0,$ f = 10 MHz,	1	1	1	1	1		
	B to A	Outputs enabled	$t_r = t_f = 1 \text{ ns}$	12	12	12	13	14	pF	
		Outputs disabled		1	1	1	1	1		
	A to B	Outputs enabled		12	12	12	13	14		
C (1)		Outputs disabled	$C_L = 0,$ f = 10 MHz,	1	1	1	1	1	n.E	
C <sub>pdB</sub> <sup>(1)</sup>		Outputs enabled	$t_r = t_f = 1 \text{ ns}$	1	1	1	1	1	pF	
	B to A	Outputs disabled		1	1	1	1	1		

(1) Power dissipation capacitance per transceiver


Table 1. Typical Total Static Power Consumption ( $I_{CCA} + I_{CCB}$ )

V		V <sub>CCA</sub>											
V <sub>CCB</sub>	0 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	UNIT						
0 V	0	<0.5	<0.5	<0.5	<0.5	<0.5							
1.2 V	<0.5	<1	<1	<1	<1	1							
1.5 V	<0.5	<1	<1	<1	<1	1							
1.8 V	<0.5	<1	<1	<1	<1	<1	μΑ						
2.5 V	<0.5	1	<1	<1	<1	<1							
3.3 V	<0.5	1	<1	<1	<1	<1							

# TEXAS INSTRUMENTS

### 6.12 Typical Characteristics

 $T_A = 25^{\circ}C$ 




0 10 20 30 40 50 60 CL - pF

VCCA = 1.5 V

Figure 1. Typical Propagation Delay (A to B) vs Load Capacitance

Figure 2. Typical Propagation Delay (A to B) vs Load Capacitance







Figure 3. Typical Propagation Delay (A to B) vs Load Capacitance

Figure 4. Typical Propagation Delay (A to B) vs Load Capacitance







Figure 5. Typical Propagation Delay (A to B) vs Load Capacitance

Figure 6. Typical Propagation Delay (A to B) vs Load Capacitance



# **Typical Characteristics (continued)**








Figure 7. Typical Propagation Delay (A to B) vs Load Capacitance

Figure 8. Typical Propagation Delay (A to B) vs Load Capacitance




Figure 9. Typical Propagation Delay (A to B) vs Load Capacitance


Copyright © 2003–2014, Texas Instruments Incorporated

Submit Documentation Feedback

**V<sub>CCA</sub>** 




### 7 Parameter Measurement Information





TEST	<b>S</b> 1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	2 × V <sub>CCO</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

**LOAD CIRCUIT** 

V <sub>CCO</sub>	CL	$R_{L}$	V <sub>TP</sub>
1.2 V	15 pF	2 kW	0.1 V
$1.5~V\pm0.1~V$	15 pF	2 kW	0.1 V
$1.8 V \pm 0.15 V$	15 pF	2 kW	0.15 V
$2.5~V\pm0.2~V$	15 pF	2 kW	0.15 V
3.3 V $\pm$ 0.3 V	15 pF	2 kW	0.3 V







NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

Output

- C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z<sub>O</sub> = 50 W, dv/dt ≥ 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H.  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.
- I.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.

Figure 10. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

Copyright © 2003–2014, Texas Instruments Incorporated




### 8 Detailed Description

#### 8.1 Overview

The SN74AVC8T245 is an 8-bit, dual supply noninverting bidirectional voltage level translation. Pins A and control pins (DIR and  $\overline{OE}$ ) are supported by  $V_{CCA}$  and pins B are supported by  $V_{CCB}$ . The A port is able to accept I/O voltages ranging from 1.2 V to 3.6 V, while the B port can accept I/O voltages from 1.2 V to 3.6 V. A high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A when  $\overline{OE}$  is set to low. When  $\overline{OE}$  is set to high, both A and B are in the high-impedance state.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

# 8.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2-V to 3.6-V Power-Supply Range

Both  $V_{CCA}$  and  $V_{CCB}$  can be supplied at any voltage between 1.2 V and 3.6 V making the device suitable for translating between any of the low voltage nodes (1.2 V, 1.8 V, 2.5 V, and 3.3 V).

### 8.3.2 Support High-Speed Translation

SN74AVC8T245 can support high data rate application. The translated signal data rate can be up to 320 Mbps when device power supply is more than 1.8 V.

### 8.3.3 I<sub>off</sub> Supports Partial-Power-Down Mode Operation

I<sub>off</sub> will prevent backflow current by disabling I/O output circuits when device is in partial power-down mode.

### 8.4 Device Functional Modes

The SN74AVC8T245 is a voltage level translator that can operate from 1.2 V to 3.6 V ( $V_{CCB}$ ) and 1.2 V to 3.6 V ( $V_{CCB}$ ). The signal translation between 1.2 V and 3.6 V requires direction control and output enable control. When  $\overline{OE}$  is low and DIR is high, data transmission is from A to B. When  $\overline{OE}$  is low and DIR is low, data transmission is from B to A. When  $\overline{OE}$  is high, both output ports will be high-impedance.

Table 2. Function Table (Each 8-Bit Section)

INP	UTS	OPERATION				
ŌĒ	DIR	OPERATION				
L	L	B data to A bus				
L	Н	A data to B bus				
Н	Χ	All outputs Hi-Z				



### 9 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The SN74AVC8T245 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The SN74AVC8T245 device is ideal for data transmission which direction is different with each channel. The maximum data rate can be up to 320 Mbps when device voltage power supply is more than 1.8 V.

# 9.2 Typical Application




Figure 11. Typical Application Schematic

Submit Documentation Feedback

Copyright © 2003–2014, Texas Instruments Incorporated



### **Typical Application (continued)**

### 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 3.

**Table 3. Design Parameters** 

DESIGN PARAMETERS	EXAMPLE VALUE
Input voltage range	1.2 V to 3.6 V
Output voltage range	1.2 V to 3.6 V

### 9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
  - Use the supply voltage of the device that is driving the SN74AVC8T245 device to determine the input voltage range. For a valid logic high the value must exceed the V<sub>IH</sub> of the input port. For a valid logic low the value must be less than the V<sub>II</sub> of the input port.
- Output voltage range
  - Use the supply voltage of the device that the SN74AVC8T245 device is driving to determine the output voltage range.

### 9.2.3 Application Curve




Figure 12. Translation Up (1.2 V to 3.3 V) at 2.5 MHz



# 10 Power Supply Recommendations

The SN74AVC8T245 device uses two separate configurable power-supply rails,  $V_{CCA}$  and  $V_{CCB}$ .  $V_{CCA}$  accepts any supply voltage from 1.2 V to 3.6 V and  $V_{CCB}$  accepts any supply voltage from 1.2 V to 3.6 V. The A port and B port are designed to track  $V_{CCA}$  and  $V_{CCB}$ , respectively, allowing for low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V and 3.3-V voltage nodes.

The output-enable  $\overline{OE}$  input circuit is designed so that it is supplied by  $V_{CCA}$  and when the  $\overline{OE}$  input is high, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the  $\overline{OE}$  input pin must be tied to  $V_{CCA}$  through a pullup resistor and must not be enabled until  $V_{CCA}$  and  $V_{CCB}$  are fully ramped and stable. The minimum value of the pullup resistor to  $V_{CCA}$  is determined by the current-sinking capability of the driver.

Submit Documentation Feedback



## 11 Layout

### 11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines is recommended.

- · Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.
- Placing pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals depending on the system requirements.

### 11.2 Layout Example






Figure 13. SN74AVC8T245 Layout Example

Copyright © 2003–2014, Texas Instruments Incorporated

Submit Documentation Feedback



### 12 Device and Documentation Support

#### 12.1 Trademarks

All trademarks are the property of their respective owners.

### 12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





7-Nov-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
74AVC8T245DGVRE4	ACTIVE	TVSOP	DGV	24	2000	(2) Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(4/5) WE245	Samples
74AVC8T245DGVRG4	ACTIVE	TVSOP	DGV	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WE245	Samples
74AVC8T245RHLRG4	ACTIVE	VQFN	RHL	24	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	WE245	Samples
SN74AVC8T245DGVR	ACTIVE	TVSOP	DGV	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WE245	Samples
SN74AVC8T245PW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WE245	Samples
SN74AVC8T245PWE4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WE245	Samples
SN74AVC8T245PWG4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WE245	Samples
SN74AVC8T245PWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WE245	Samples
SN74AVC8T245PWRE4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WE245	Samples
SN74AVC8T245PWRG4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WE245	Samples
SN74AVC8T245RHLR	ACTIVE	VQFN	RHL	24	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	WE245	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



### PACKAGE OPTION ADDENDUM

7-Nov-2014

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. **Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74AVC8T245:

Automotive: SN74AVC8T245-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Nov-2014

### TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC8T245DGVR	TVSOP	DGV	24	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AVC8T245PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
SN74AVC8T245RHLR	VQFN	RHL	24	1000	180.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1

www.ti.com 7-Nov-2014



\*All dimensions are nominal

7 III GITTIOTOTOTO GITO TTOTTIITIGI							
Device	Package Type	Package Drawing	wing Pins SPQ		Length (mm)	Width (mm)	Height (mm)
SN74AVC8T245DGVR	TVSOP	DGV	24	2000	367.0	367.0	35.0
SN74AVC8T245PWR	TSSOP	PW	24	2000	367.0	367.0	38.0
SN74AVC8T245RHLR	VQFN	RHL	24	1000	210.0	185.0	35.0

### DGV (R-PDSO-G\*\*)

### 24 PINS SHOWN

### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 PW (R-PDSO-G24)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G24)

# PLASTIC SMALL OUTLINE




NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



RHL (R-PVQFN-N24)

# PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. JEDEC MO-241 package registration pending.



# RHL (S-PVQFN-N24)


PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

Exposed Thermal Pad Dimensions

4206363-4/N 07/14

NOTE: All linear dimensions are in millimeters





- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity