Paolo Baesso

Proto DUNE board: pc053a.

6th January 2017

Board pc053a.

Paolo Baesso - 2016 paolo.baesso@bristol.ac.uk

Contents

C	onten	its													ii
1	I^2C	interface													3
	1.1	Schematic			 									 	4

CONTENTS 1

SFP: optical serial interface. MASTER: RJ45 interface. Can do serial and parallel. SLAVE: RJ45 interface. Can only do parallel.

Chapter 1

I²C interface


The boards has three independent Inter-Integrated Circuit (I²C) buses, working on separated lines: one bus is connected to the dedicated pins on the Field Programmable Gate Array (FPGA) connector, one is connected to the clock generator and the third one is connected to the Small Form-factor Pluggable (SFP) transceiver.


The naming used for the $\ensuremath{\mbox{I}}^2\ensuremath{\mbox{C}}$ buses and the corresponding devices connected are shown in table 1.1


Table 1.1: I²C buses and connected devices.


Component	Part number	Bus	FMC pin	Note	Address
J4	1888247-1	SFP_SCL SFP_SDA	FMC_LA07_P FMC_LA07_N	SFP transceiver	_
IC12	ADN2B14ACPZ	"		Clock/data recovery	0xC0
IC15	PCA9517DGKR	"		Level translator	_
IC1	PCA9306DCU	CLK_SCL CLK_SDA	FMC_LA11_P FMC_LA11_N	Level translator	_
IC4	SI5344B	"		Clock generator	0x68
IC2	24AA025E48T	FMC_SCL FMC_SDA	C30 C31	EEPROM	0x21


1.1 Schematic











11




Figure 1.1: Sketch of the connections and signal names between the elements of the board.