

Paolo Baesso

Proto DUNE board: pc053a.

6th January 2017

Board pc053a.

Paolo Baesso - 2016
paolo.baesso@bristol.ac.uk

Contents

Contents	ii
1 I²C interface	3
1.1 Schematic	4

CONTENTS

1

SFP: optical serial interface.

MASTER: RJ45 interface. Can do serial and parallel.

SLAVE: RJ45 interface. Can only do parallel.

Chapter 1

I²C interface

The boards has three independent Inter-Integrated Circuit (I²C) buses, working on separated lines: one bus is connected to the dedicated pins on the Field Programmable Gate Array (FPGA) connector, one is connected to the clock generator and the third one is connected to the Small Form-factor Pluggable (SFP) transceiver.

The naming used for the I²C buses and the corresponding devices connected are shown in table 1.1

Table 1.1: I²C buses and connected devices.

Component	Part number	Bus	FMC pin	Note	Address
J4	1888247-1	SFP_SCL SFP_SDA	FMC_LA07_P FMC_LA07_N	SFP transceiver	–
IC12	ADN2B14ACPZ	"		Clock/data recovery	0xC0
IC15	PCA9517DGKR	"		Level translator	–
IC1	PCA9306DCU	CLK_SCL CLK_SDA	FMC_LA11_P FMC_LA11_N	Level translator	–
IC4	SI5344B	"		Clock generator	0x68
IC2	24AA025E48T	FMC_SCL FMC_SDA	C30 C31	EEPROM	0x21


1.1 Schematic

SFP I2C ADDRESSES:
1010000 AND
1010001

CLOCK AND DATA RECOVERY (CDR)

CDR I2C ADDRESS:
1100000 (SADDRS=1)

SHOULD BE ABLE TO DC COUPLE
ADN2B14 OUTPUTS.
ADD ZERO-OHM LINKS IN CASE NOT....



THIS PAGE ADAPTED FROM
CERN PROJECT EDA-02319-V3-1 (TTC_FMC)
DESIGN P. VISCHOUDDIS , LAYOUT D. LOTTE , 13/JULY/12

	Fr 1 Dec 09 10:51:53 2016						
		P. BAESSO	D. CUSSANS				DRAFT
ISSUE	DATE	MOD NO.	DRN BY.	CHKD.	APPD.		STATUS
USED ON							

©UOB-HEP 2016

UOB-HEP
UNIVERSITY OF BRISTOL
HIGH ENERGY PHYSICS GROUP


H.H.WILLS PHYSICS LAB, TYNDALL AVE, BRISTOL, BS8 1TL.

TITLE uob_hep_pc053a_1 lib
MODULE: pc053a_toplevel
PROTODUNE TIMING/SYNC TEST FMC
SFP AND CDR

A2

MODULE PAGE: 1 OF 5
OVERALL PAGE: 1 OF 5

TOTAL NO. OF SHEETS




A

B


C

A2







	Mon Oct 24 13:06:07 2016							
			P. BAESSO	D. CUSSANS		DRAFT		
ISSUE	DATE	MOD NO.	DRN BY.	CHKD.	APPD.	STATUS		
USED ON					©UOB-HEP 2016			
UOB-HEP			H.H.WILLS PHYSICS LAB, TYNDALL AVE, BRISTOL, BS8 1TL.					
TITLE			uob_hep_pc05.3a_1 lib					
MODULE:			pc053a_top level					
			PROTODUNE TIMING/SYNC TEST FMC CLOCK GENERATOR , RJ45 CONNECTORS					
A2			MODULE PAGE: 4 OF 5					
			OVERALL PAGE: 4 OF 5					
					TOTAL NO. OF SHEETS			

DIODE VF ~ 2.2V
--> DROP ACROSS RESISTOR = 3.3 - 2.2 = 1.1V
WANT < 25MA --> R > 1.1V/0.025A = 44 OHMS



THRESHOLD = 0.825V
E.G. SERIES TERMINATED 3.3V TTL
INTO 50 OHMS



Tue Oct 04 18:07:01 2016		D. CUSSANS		P. BAESSO	DRAFT	
ISSUE	DATE	MOD NO.	DRN BY.	CHKD.	APPD.	STATUS
USED ON					©UOB-HEP 2016	

UOB-HEP
UNIVERSITY OF BRISTOL
HIGH ENERGY PHYSICS GROUP

H.H.WILLS PHYSICS LAB, TYNDALL AVE, BRISTOL, BS8 1TL.

TITLE: uob_hep_pc053a_lib
MODULE: pc053a_toplevel
PROTODUNE TIMING/SYNC TEST FMC
COAXIAL CLOCK INPUT/OUTPUT AND CPIO

A2

MODULE PAGE: 5 OF 5
OVERALL PAGE: 5 OF 5

TOTAL NO. OF SHEETS




Figure 1.1: Sketch of the connections and signal names between the elements of the board.