

```
1  -----
2  -- Rechnerarchitektur und Eingebettete Systeme
3  -- Uebungszettel 2 - Aufgabe 2: Direct Mapped Cache
4  --
5  -- Der Grossteil der Quelltextkommentierung wurde hier durchgefuehrt, um die
6  -- Uebersicht im Code zu
7  -- erhalten. Kommentare in den Codeabschnitten dienen groesstenteils zur einfacheren
8  -- Verfolgung
9  -- des Programmablaufs.
10 --
11 -- Der Cache hat, entsprechend der Aufgabenstellung, eine Nettogroesse von 16 Byte
12 -- in 16
13 -- Cachelines.
14 --
15 -- Als Schreibstrategien wurde "Write Back" (WB) verwendet um Schreibzugriffe auf
16 -- den unter-
17 -- liegenden Speicher zu verringern. Konkret heisst das, dass beim schreibenden
18 -- Zugriff auf den
19 -- Speicher das Datum nur in den Cache geschrieben wird und die Cacheline als
20 -- "dirty" (d) markiert
21 -- wird. Der eigentliche Schreibzugriff auf den Speicher wird erst ausgelost, wenn
22 -- die Cacheline
23 -- durch einen anderen Wert ersetzt werden soll (Lesen oder Schreiben einer anderen
24 -- Adresse mit
25 -- gleichem "Tag").
26 --
27 -- Um 16 Byte im Cache Speichern zu koennen werden 16 Cachelines angelegt, die ueber
28 -- die 4 LSB der
29 -- Speicheradresse ( $2^4 = 16$ ) indexiert werden. Daraus folgt das die restlichen 4
30 -- Bit (MSB: 7 - 4)
31 -- als "Tag" in der Cacheline gespeichert werden muessen. Fuer die Daten werden 8
32 -- Bit in der Cache-
33 -- line benoetigt. Zur Verwaltung der Cachelines werden noch ein Valid-Bit und ein
34 -- Dirty-Bit je
35 -- Cacheline gespeichert. Der eigentliche Cache hat somit eine Brutogroesse von  $16 * 14\text{Bit} = 28\text{Byte}$ .
36 --
37 -- Das Dirty-Bit bestimmt ob die Cacheline ggf. bei Aenderung in den Speicher
38 -- zurueckgeschrieben
39 -- werden muss. Das Valid-Bit bestimmt ob die Cacheline Daten aus dem Speicher
40 -- enthaelt.
41 --
42 -- Die Realisierung des Caches wurde ueber vier Prozesse und ein Ausgabenetz
43 -- ausserhalb der
44 -- umgesetzt.
45 -- Der Prozess "mem_clk_process" generiert den Clock fuer den Speicher, welche mit
46 -- 1/8 des Cache-
47 -- clocks laeuft (Aufgabenstellung).
48 -- Der Prozess "execute" verarbeitet die Eingaenge des Caches und wird im weiteren
49 -- Verlauf auch als
50 -- "main" bezeichnet. Er prueft welche Eingaenge gesetzt sind und entscheidet dann
51 -- je nach Zustand
52 -- des Caches/ der Cacheline und der Eingaben was getan werden soll. Zugriffe auf
53 -- den langsamen
54 -- Speicher werden an den Prozess "memDriver" weitergeleitet, welcher dann
```

```

entsprechend die Daten
37 -- in den Speicher schreibt, oder aus dem Speicher liest und an den Prozess
"cacheDriver" weiter-
38 -- gibt. Der Prozess "cacheDriver" empfaengt Daten aus "main" und aus "memDriver"
und schreibt die
39 -- Daten entsprechend in den Cache.
40 --
41 -- Die Architektur mit drei Prozessen wurde so gewaehlt um vor allem den Zugriff auf
den unter-
42 -- liegenden Speicher zu schuetzen, da dieser um einiges laenger benoetigt bis er
eine Anfrage ver-
43 -- arbeitet hat. Durch eine Selbstsperrung ("memState") und Synchronisationssignale
("memRequest",
44 -- "memContentState") wird sichergestellt, dass der Speicher genug Zeit hat um die
geforderte
45 -- Aktion auszufuehren.
46 --
47 -- Um den Cache konsistent zu halten und sowohl Cache-Aenderung aus "main" als auch
aus "memDriver"
48 -- verarbeiten zu koennen - Ein schreibender Zugriff nur aus "main" wuerde nach
Speicherzugriffen
49 -- einen zusaetzlichen Takt benoetigen und wuerde hoeheren Aufwand bei der
Synchronisation der
50 -- beiden Prozesse erfordern. - werden alle schreibenden Cachezugriffe durch
"cacheDriver"
51 -- verwaltet. Zur Synchronisation dienen die Signale "cacheRequestFromMem" und
52 -- "cacheRequestFromMain", ein Lock wird nicht benoetigt, da der Prozess auf
Aenderungen dieser
53 -- Signale reagiert und beim internen Zugriff auf den Cache keine Verzoegerungen
beruecksichtigt
54 -- werden muessen. Die zu schreibenden Daten und Adressen werden in Buffern
zwischengespeichert
55 -- ("main" und "memDriver" haben jeweils ihr eigenen Set von Buffern zum Zugriff auf
"cacheDriver")
56 -----
-----
57 library IEEE;
58 use IEEE.STD_LOGIC_1164.ALL;
59 USE IEEE.STD_LOGIC_UNSIGNED.all;
60 USE IEEE.NUMERIC_STD.ALL;
61
62 entity CachedMemory is
63     Port (
64         clk      : in  STD_LOGIC;
65         init     : in  STD_LOGIC;
66         dump     : in  STD_LOGIC;
67         reset    : in  STD_LOGIC;
68         re       : in  STD_LOGIC;
69         we       : in  STD_LOGIC;
70         addr     : in  STD_LOGIC_VECTOR (7 downto 0);
71         data_in  : in  STD_LOGIC_VECTOR (7 downto 0);
72         output   : out STD_LOGIC_VECTOR (7 downto 0);
73         ack      : out STD_LOGIC);
74 end CachedMemory;
75
76 architecture Behavioral of CachedMemory is
77     component Memory

```

```

78     Port (
79         clk: in std_logic;
80         init: in std_logic;
81         dump: in std_logic;
82         reset: in std_logic;
83         re: in std_logic;
84         we: in std_logic;
85         addr: in std_logic_vector(7 downto 0);
86         data_in: in std_logic_vector(7 downto 0);
87         output: out std_logic_vector(7 downto 0)
88     );
89 end component;
90
91 signal mem_clk      : std_logic := '0';
92 signal mem_init     : std_logic := '0';
93 signal mem_dump     : std_logic := '0';
94 signal mem_reset    : std_logic := '0';
95 signal mem_re       : std_logic := '0';
96 signal mem_we       : std_logic := '0';
97 signal mem_addr     : std_logic_vector(7 downto 0) := (others => '0');
98 signal mem_data_in  : std_logic_vector(7 downto 0) := (others => '0');
99 signal mem_output   : std_logic_vector(7 downto 0);
100
101
102 type cacheLine is record
103     v : STD_LOGIC;
104     d : STD_LOGIC;
105     tag : STD_LOGIC_VECTOR (3 downto 0);
106     data : STD_LOGIC_VECTOR (7 downto 0);
107 end record;
108 type cacheStruct is array (0 to 15) of cacheLine;
109 signal cache : cacheStruct;
110
111 -- =====
112 -- Memory states and buffer
113 -- =====
114 -- memState is used to lock the main process and to ensure in memDriver that
115 -- access to mem is
116 -- valid (e.g. one mem_clk has finished). It is set via memDriver.
117 type memStates is (memIdle, memBusy);
118 signal memState : memStates := memIdle;
119
120 -- memRequest is used by main to tell memDriver what it has to do. It is set by
121 -- main.
122 type memRequests is ( noMemRequest, memRequestInit, memRequestReset, memRequestRead
123 ,
124                     memRequestWB, memRequestWBForDump, memRequestDump);
125 signal memRequest : memRequests := noMemRequest;
126
127 -- memContentState is used by memDriver to tell main whether it has finished a
128 -- certain request or
129 -- not. It is set by memDriver.
130 type memContentStates is (memContentUndefined, memContentInit, memContentReset,
131                           memContentRead, memContentWB, memContentDumped);
132 signal memContentState : memContentStates := memContentUndefined;
133
134 -- the buffer_mem_clk is the clock generated by mem_clk_process for mem. It is not

```

```

directly
131  -- connected to mem, to enable memDriver to set mem's inputs first.
132  signal buffer_mem_clk    : std_logic := '0';
133  -- buffer_mem_addr is used by main to buffer the line that has to be written back
    during dump.
134  signal buffer_mem_addr   : std_logic_vector(7 downto 0) := (others => '0');
135
136
137  -- =====
138  -- Cache states and buffer
139  -- =====
140  -- cacheRequestFromMem is used by memDriver to tell cacheDriver what it has to do.
    It is set by
141  -- memDriver.
142  -- cacheRequestFromMain is used by main to tell cacheDriver what it has to do. It
    is set by main.
143  -- Two signals are needed, since only one process can write to one single signal
144  type cacheRequests is ( noCacheRequest, cacheRequestInit, cacheRequestReset,
145                          cacheRequestWrite, cacheRequestCleanLine);
146  signal cacheRequestFromMem : cacheRequests := noCacheRequest;
147  signal cacheRequestFromMain : cacheRequests := noCacheRequest;
148
149  -- this set of buffers used by memDriver to tell cacheDriver what and where he has
    to update the
150  -- cache.
151  signal buffer_cacheFromMem_addr : std_logic_vector(7 downto 0) := (others => '0');
152  signal buffer_cacheFromMem_data : std_logic_vector(7 downto 0) := (others => '0');
153  signal buffer_cacheFromMem_d    : std_logic := '0';
154  signal buffer_cacheFromMem_v    : std_logic := '0';
155
156  -- this set of buffers used by main to tell cacheDriver what and where he has to
    update the
157  -- cache.
158  signal buffer_cacheFromMain_addr : std_logic_vector(7 downto 0) := (others => '0');
159  signal buffer_cacheFromMain_data : std_logic_vector(7 downto 0) := (others => '0');
160  signal buffer_cacheFromMain_d    : std_logic := '0';
161  signal buffer_cacheFromMain_v    : std_logic := '0';
162
163  -- these signals are directly connected to the cache's outputs ack and output.
    They are set in
164  -- main.
165  signal bufferAck : STD_LOGIC := '0';
166  signal bufferOut : STD_LOGIC_VECTOR (7 downto 0) := (others => '0');
167
168
169  begin
170
171  -- Clock process definitions
172  -- generates a clock signal in buffer_mem_clk with 1/8 the frequency of clk
173  mem_clk_process : process (clk)
174      variable clkCnt : integer := 0;
175      constant clkDiv : integer := 8; -- muss größer 1 und durch 2 teilbar sein.
176  begin
177      if rising_edge(clk) then
178          if clkCnt = (clkDiv / 2 - 1) then
179              clkCnt := 0;
180              buffer_mem_clk <= not(buffer_mem_clk);

```

```

181     else
182         clkCnt := clkCnt + 1;
183     end if;
184 end if;
185 end process;
186
187
188 mem: Memory PORT MAP (
189     clk      => mem_clk,
190     init     => mem_init,
191     dump     => mem_dump,
192     reset    => mem_reset,
193     re       => mem_re,
194     we       => mem_we,
195     addr     => mem_addr,
196     data_in  => mem_data_in,
197     output   => mem_output
198 );
199
200
201 -- =====
202 -- Controls access to the memory mem.
203 -- =====
204 memDriver: process (buffer_mem_clk)
205     -- holds the last value of memRequest and is set in idle-mode. It is used in
206     -- busy-mode to
207     -- determine what was done.
208     variable lastMemRequest : memRequests := noMemRequest;
209     -- holds the last value of the cache address. It is also set in idle-mode and
210     -- used in busy-mode
211     -- to tell the cacheDrive which cacheline he has to update.
212     variable lastMemAddr : std_logic_vector(7 downto 0) := (others => '0');
213 begin
214     -- preset cacheDriver request. Located here to make sure the signal is reset
215     -- between mem_clks,
216     -- since the cacheDriver only reacts on changing of the signal and other states
217     -- than
218     -- noCacheRequest.
219     cacheRequestFromMem <= noCacheRequest;
220
221     -- reacts to the slower clock to ensure that the slow mem has enough time to
222     -- process
223     if rising_edge(buffer_mem_clk) then
224         -- if the memDriver is not busy it will check whether an request from main is
225         -- pending.
226         -- the inputs of mem are then set to process the request.
227         if(memState = memIdle) then
228             -- preset mem inputs. if an request is pending, it will set its needed inputs
229             -- initialized here to ensure that if no request is pending nothing is done
230             -- in mem.
231             mem_init      <= '0';
232             mem_dump      <= '0';
233             mem_reset     <= '0';
234             mem_re        <= '0';
235             mem_we        <= '0';
236             mem_addr      <= (others => '0');
237             mem_data_in   <= (others => '0');

```

```

231
232     -- save last mem request for later processing in busy
233     lastMemRequest := memRequest;
234     lastMemAddr    := addr;
235
236     -- *** Init request ***
237     if(memRequest = memRequestInit) then
238         mem_init <= '1';
239         -- tell this process and the main process that mem is busy and its
240         contents are undefined.
241         memState <= memBusy;
242         memContentState <= memContentUndefined;
243
244     -- *** Reset request ***
245     elsif(memRequest = memRequestReset) then
246         mem_reset <= '1';
247         -- tell this process and the main process that mem is busy and its
248         contents are undefined.
249         memState <= memBusy;
250         memContentState <= memContentUndefined;
251
252     -- *** Read request ***
253     elsif(memRequest = memRequestRead) then
254         mem_re <= '1';
255         mem_addr <= lastMemAddr;
256         -- tell this process and the main process that mem is busy and its
257         contents are undefined.
258         memState <= memBusy;
259         memContentState <= memContentUndefined;
260
261     -- *** WB request ***
262     elsif(memRequest = memRequestWB) then
263         mem_we <= '1';
264         mem_addr(3 downto 0) <= lastMemAddr(3 downto 0);
265         mem_addr(7 downto 4) <= cache(to_integer(unsigned(lastMemAddr(3 downto 0
266         )))).tag;
267         mem_data_in <= cache(to_integer(unsigned(lastMemAddr(3 downto 0))))
268         .data;
269         -- tell this process and the main process that mem is busy and its
270         contents are undefined.
271         memState <= memBusy;
272         memContentState <= memContentUndefined;
273
274     -- *** WB for dump request ***
275     elsif(memRequest = memRequestWBForDump) then
276         -- save the cache line index for later use in busy
277         lastMemAddr := buffer_mem_addr;
278         mem_we <= '1';
279         mem_addr(3 downto 0) <= lastMemAddr(3 downto 0);
280         mem_addr(7 downto 4) <= cache(to_integer(unsigned(lastMemAddr(3 downto 0
281         )))).tag;
282         mem_data_in <= cache(to_integer(unsigned(lastMemAddr(3 downto 0))))
283         .data;
284         -- tell this process and the main process that mem is busy and its
285         contents are undefined.
286         memState <= memBusy;
287         memContentState <= memContentUndefined;

```

```

281
282     -- *** Dump request ***
283     elsif(memRequest = memRequestDump) then
284         mem_dump <= '1';
285         -- tell this process and the main process that mem is busy and its
286         contents are undefined.
287         memState <= memBusy;
288         memContentState <= memContentUndefined;
289     end if;
290 else
291     -- mem was busy for one mem_clk and should have processed its in-/outputs.
292     -- stop mem from doing unwanted things.
293     mem_init      <= '0';
294     mem_dump      <= '0';
295     mem_reset     <= '0';
296     mem_re        <= '0';
297     mem_we        <= '0';
298     mem_addr      <= (others => '0');
299     mem_data_in   <= (others => '0');
300     -- tell main process that mem is idle again.
301     memState <= memIdle;
302
303     -- check last request to call the cacheDriver to update the cache if
304     necessary and to tell
305     -- main that it has finished the request
306     -- *** Last request: Init ***
307     if(lastMemRequest = memRequestInit) then
308         -- tell the main process that the content of mem is now initialized.
309         memContentState <= memContentInit;
310         -- no need to set cacheRequestFromMem here, since cache init is controlled
311         by main
312
313     -- *** Last request: Reset ***
314     elsif(lastMemRequest = memRequestReset) then
315         -- tell the main process that the content of mem is now reset.
316         memContentState <= memContentReset;
317         -- no need to set cacheRequestFromMem here, since cache init is controlled
318         by main
319
320     -- *** Last request: Read ***
321     elsif(lastMemRequest = memRequestRead) then
322         -- check if mem_output is valid
323         if( (mem_output /= "XXXXXXXX") AND (mem_output /= "UUUUUUUU") ) then
324             -- data is valid => write it in the cache via CacheDriver
325             -- buffer cache inputs for cacheDriver
326             buffer_cacheFromMem_addr <= lastMemAddr;
327             buffer_cacheFromMem_data <= mem_output;
328             buffer_cacheFromMem_d    <= '0';
329             buffer_cacheFromMem_v    <= '1';
330             -- tell cacheDriver to write data to cache
331             cacheRequestFromMem <= cacheRequestWrite;
332         end if;
333         -- tell the main process that the content of mem is now read (not yet
334         used, just here for
335         -- consistency).
336         memContentState <= memContentRead;

```

```

333     -- *** Last request: WB ***
334     elsif(lastMemRequest = memRequestWB) then
335         -- update bits in cache line via CacheDriver
336         -- buffer cache inputs for cacheDriver
337         buffer_cacheFromMem_addr <= lastMemAddr;
338         -- tell cacheDriver to update data in cache
339         cacheRequestFromMem <= cacheRequestCleanLine;
340         -- tell the main process that the content of mem is now wb (not yet used,
341         just here for
342         -- consistency).
343         memContentState <= memContentWB;
344
345     -- *** Last request: WB ***
346     elsif(lastMemRequest = memRequestWBForDump) then
347         -- update bits in cache line via CacheDriver
348         -- buffer cache inputs for cacheDriver
349         buffer_cacheFromMem_addr <= lastMemAddr;
350         -- tell cacheDriver to update data in cache
351         cacheRequestFromMem <= cacheRequestCleanLine;
352         -- tell the main process that the content of mem is now wb (not yet used,
353         just here for
354         -- consistency).
355         memContentState <= memContentWB;
356
357     -- *** Last request: Dump ***
358     elsif(lastMemRequest = memRequestDump) then
359         -- tell the main process that the content of mem is now dumped.
360         memContentState <= memContentDumped;
361         -- no need to set cacheRequestFromMem here, since cache dump is controlled
362         by main
363     end if;
364 end if;
365 end if;
366
367 -- forward the clock signal to mem after its inputs are set.
368 mem_clk <= buffer_mem_clk;
369 end process;
370
371 -- =====
372 -- Controls access to the cache.
373 -- =====
374 cacheDriver: process(cacheRequestFromMem, cacheRequestFromMain)
375     -- variable to temporarily save the index of the addressed cache line to reduce
376     the conversion-
377     -- calls from std_logic_vector to integer.
378     variable tmpCacheIndex : integer := 0;
379     -- holds the last value of cacheRequestFromMem and cacheRequestFromMain and is
380     set if a
381     -- different request comes in. They are used to determine whether memDriver or
382     main has
383     -- triggered the process. If both processes have pending requests, the request
384     from main will
385     -- be prioritized.
386     variable prevRequestFromMem : cacheRequests := noCacheRequest;
387     variable prevRequestFromMain : cacheRequests := noCacheRequest;
388 begin

```



```

383      -- make sure it was cacheRequestFromMem that triggered the process
384      if( cacheRequestFromMem /= prevRequestFromMem ) then
385          -- save this request as previous
386          prevRequestFromMem := cacheRequestFromMem;
387          -- buffer the cache index, since the conversion is so long
388          tmpCacheIndex := to_integer(unsigned(buffer_cacheFromMem_addr(3 downto 0)));
389
390          -- *** Request from mem: Write ***
391          if( cacheRequestFromMem = cacheRequestWrite ) then
392              -- write buffered values from mem to cache
393              cache(tmpCacheIndex).tag <= buffer_cacheFromMem_addr(7 downto 4);
394              cache(tmpCacheIndex).data <= buffer_cacheFromMem_data ;
395              cache(tmpCacheIndex).d <= buffer_cacheFromMem_d;
396              cache(tmpCacheIndex).v <= buffer_cacheFromMem_v;
397
398          -- *** Request from mem: CleanLine ***
399          elsif( cacheRequestFromMem = cacheRequestCleanLine ) then
400              -- update dirty bit in cache at buffered index from mem
401              cache(tmpCacheIndex).d <= '0';
402          end if;
403      end if;
404
405      -- make sure it was cacheRequestFromMain that triggered the process
406      if( cacheRequestFromMain /= prevRequestFromMain ) then
407          -- save this request as previous
408          prevRequestFromMain := cacheRequestFromMain;
409          -- buffer the cache index, since the conversion is so long
410          tmpCacheIndex := to_integer(unsigned(buffer_cacheFromMain_addr(3 downto 0)));
411
412          -- *** Request from main: Init ***
413          if( cacheRequestFromMain = cacheRequestInit ) then
414              -- no need to write back cache, since all values in memory may change.
415              -- no need to set all cacheline values (e.g. tag, d), valid ensures that
416              -- cache access will
417              -- query to mem
418              -- invalidate cache for init
419              for i in 0 to cache'length-1 loop
420                  cache(i).v <= '0';
421              end loop;
422
423          -- *** Request from main: Reset ***
424          elsif( cacheRequestFromMain = cacheRequestReset ) then
425              -- no need to write back cache, since all values in memory change
426              -- no need to set all cacheline values (e.g. tag, d), valid ensures that
427              -- cache access will
428              -- query to mem
429              -- invalidate cache for reset
430              for i in 0 to cache'length-1 loop
431                  cache(i).v <= '0';
432              end loop;
433
434          -- *** Request from main: Write ***
435          elsif( cacheRequestFromMain = cacheRequestWrite ) then
436              -- write buffered values from main to cache
437              cache(tmpCacheIndex).tag <= buffer_cacheFromMain_addr(7 downto 4);
438              cache(tmpCacheIndex).data <= buffer_cacheFromMain_data ;

```

```

438         cache(tmpCacheIndex).d    <= buffer_cacheFromMain_d;
439         cache(tmpCacheIndex).v    <= buffer_cacheFromMain_v;
440     end if;
441 end if;
442 end process;
443
444
445
446 -- =====
447 -- Controls access to the cache.
448 -- =====
449 execute: process (clk)
450     -- variable to temporarily save the index and tag of the addressed cache line to
451     -- reduce the
452     -- conversion calls from std_logic_vector to integer and to make code lines
453     -- shorter.
454     variable tmpTag      : STD_LOGIC_VECTOR (3 downto 0) := (others => '0');
455     variable tmpIndex    : STD_LOGIC_VECTOR (3 downto 0) := (others => '0');
456     variable tmpIntTag   : integer := 0;
457     variable tmpIntIndex : integer := 0;
458
459     -- help variable used to dump mem and cache. It is set to '0' if not all cache
460     -- lines are
461     -- written back to ensure that mem is only dumped with clean cache
462     variable readyForDump : STD_LOGIC := '1';
463
464 begin
465     -- preset cacheDriver request. Located here to make sure the signal is reset
466     -- between clks,
467     -- since the cacheDriver only reacts on changing of the signal and other states
468     -- than
469     -- noCacheRequest.
470     cacheRequestFromMain <= noCacheRequest;
471
472     if rising_edge(clk) then
473         -- aufteilen und zwischenspeichern der adresse zur leicheren handhabung
474         tmpTag      := addr(7 downto 4);
475         tmpIndex    := addr(3 downto 0);
476         tmpIntTag   := to_integer(unsigned(tmpTag));
477         tmpIntIndex := to_integer(unsigned(tmpIndex));
478
479         -- buffer vorbelegen
480         bufferAck <= '0';
481         bufferOut <= "XXXXXXXXX";
482
483         memRequest <= noMemRequest;
484
485         -- *** Init ***
486         -- may take up to 3 mem_clks if there are pending mem operations
487         if (init = '1' AND dump = '0' AND reset = '0' AND re = '0' AND we = '0') then
488             -- invalidate output no matter whether mem is busy or not, since the cache
489             -- will be
490             -- invalidated immediately.
491             bufferAck <= '0';
492             bufferOut <= "XXXXXXXXX";
493             -- cache is immediately invalidated, since the content of mem will be
494             -- overwritten.

```

```

488      -- the user has to make sure the init signal is set long enough.
489      cacheRequestFromMain <= cacheRequestInit;
490
491      -- wait until mem has finished its things
492      if((memState = memIdle) AND (memContentState /= memContentInit) ) then
493          -- send request to memDriver to init mem
494          memRequest <= memRequestInit;
495      end if;
496      -- *** Init End ***
497
498
499
500      -- *** Dump ***
501      elsif(init = '0' AND dump = '1' AND reset = '0' AND re = '0' AND we = '0') then
502          readyForDump := '1';
503
504          -- write back cache for mem dump (last cache line first)
505          for i in 0 to cache'length-1 loop
506              if( (cache(i).v = '1') AND (cache(i).d = '1') ) then
507                  readyForDump := '0';
508                  -- wait until mem has finished its things
509                  if(memState = memIdle) then
510                      -- save the addr to provide memDriver with the right cache line
511                      buffer_mem_addr(3 downto 0) <= std_logic_vector(to_unsigned(i, 4));
512                      buffer_mem_addr(7 downto 4) <= (others => '0');
513                      -- send request to memDriver to wb mem
514                      memRequest <= memRequestWBForDump;
515                  end if;
516              end if;
517          end loop;
518
519          if( readyForDump = '1' ) then
520              -- wait until mem has finished its things
521              if((memState = memIdle) AND (memContentState /= memContentDumped) ) then
522                  -- send request to memDriver to reset mem
523                  memRequest <= memRequestDump;
524              end if;
525          end if;
526          -- *** Dump End ***
527
528
529
530      -- *** Reset ***
531      elsif(init = '0' AND dump = '0' AND reset = '1' AND re = '0' AND we = '0') then
532          -- invalidate output no matter whether mem is busy or not, since the cache
          -- will be
533          -- invalidated immediately.
534          bufferAck <= '0';
535          bufferOut <= "XXXXXXXX";
536          -- cache is immediately invalidated, since the content of mem will be
          -- overwritten.
537          -- the user has to make sure the reset signal is set long enough.
538          cacheRequestFromMain <= cacheRequestReset;
539
540          -- wait until mem has finished its things
541          if((memState = memIdle) AND (memContentState /= memContentReset) ) then
542              -- send request to memDriver to reset mem

```

```

543         memRequest <= memRequestReset;
544     end if;
545     -- *** Reset End ***
546
547
548
549     -- *** Read ***
550     elsif(init = '0' AND dump = '0' AND reset = '0' AND re = '1' AND we = '0') then
551         -- invalidate output no matter whether data is in cache or not. Will be set
552         -- if data is in cache.
553         bufferAck <= '0';
554         bufferOut <= "XXXXXXXXX";
555
556         -- check whether data is in cache
557         if(cache(tmpIntIndex).v = '1') then
558             if(tmpTag /= cache(tmpIntIndex).tag) then
559                 if(cache(tmpIntIndex).d = '1') then
560                     -- valid, other data, dirty => wb the dirty cacheline
561                     -- wait until mem has finished its things
562                     if(memState = memIdle) then
563                         -- no need to save the addr to ensure that only the value at rising
564                         clk is
565                         -- used, since the mem_clk has its rising edge at the same time
566                         (disregarding gate
567                         -- latency).
568                         -- send request to memDriver to wb mem
569                         memRequest <= memRequestWB;
570                     end if;
571                 else
572                     -- valid, other data, clean => read data from cache
573                     -- wait until mem has finished its things
574                     if(memState = memIdle) then
575                         -- no need to save the addr to ensure that only the value at rising
576                         clk is
577                         -- used, since the mem_clk has its rising edge at the same time
578                         (disregarding gate
579                         -- latency).
580                         -- send request to memDriver to read mem
581                         memRequest <= memRequestRead;
582                     end if;
583                 end if;
584             else
585                 -- valid, same data => output data in cache. no need to write back yet
586                 if dirty
587                     bufferAck <= '1';
588                     bufferOut <= cache(tmpIntIndex).data;
589                 end if;
590             else
591                 -- invalid => read data from cache (if invalid, then no need to check the
592                 other values)
593                 -- wait until mem has finished its things
594                 if(memState = memIdle) then
595                     -- no need to save the addr to ensure that only the value at rising clk is
596                     -- used, since the mem_clk has its rising edge at the same time
597                     (disregarding gate
598                     -- latency).
599                     -- send request to memDriver to read mem

```

```

593         memRequest <= memRequestRead;
594     end if;
595 end if;
596
597
598
599 -- *** Write ***
600 elsif( init = '0' AND dump = '0' AND reset = '0' AND re = '0' AND we = '1' ) then
601     -- check addressed cacheline
602     if( cache(tmpIntIndex).v = '1' ) then
603         if( tmpTag /= cache(tmpIntIndex).tag ) then
604             if( cache(tmpIntIndex).d = '1' ) then
605                 -- valid, other data, dirty => wb the dirty cacheline
606                 -- wait until mem has finished its things
607                 if( memState = memIdle ) then
608                     -- no need to save the addr to ensure that only the value at rising
609                     -- used, since the mem_clk has its rising edge at the same time
610                     -- (disregarding gate
611                     -- latency).
612                     -- send request to memDriver to wb mem
613                     memRequest <= memRequestWB;
614                 end if;
615             else
616                 -- valid, other data, clean => write data to cache
617                 -- check if input is valid
618                 if( (data_in /= "XXXXXXXX") AND (data_in /= "UUUUUUUU") ) then
619                     -- data is valid => write it in the cache via CacheDriver
620                     -- buffer cache inputs for cacheDriver
621                     buffer_cacheFromMain_addr <= addr;
622                     buffer_cacheFromMain_data <= data_in;
623                     buffer_cacheFromMain_d <= '1';
624                     buffer_cacheFromMain_v <= '1';
625                     -- tell cacheDriver to write data to cache
626                     cacheRequestFromMain <= cacheRequestWrite;
627                     -- if needed, an write-ack can be send here
628                     -- NOTE OPTIONAL ACK (email)
629                 end if;
630             end if;
631         else
632             -- valid, same data => overwrite write data in cache (no need to check
633             -- dirty,
634             -- since wb only needed when other data)
635             -- check if input is valid
636             if( (data_in /= "XXXXXXXX") AND (data_in /= "UUUUUUUU") ) then
637                 -- data is valid => write it in the cache via CacheDriver
638                 -- buffer cache inputs for cacheDriver
639                 buffer_cacheFromMain_addr <= addr;
640                 buffer_cacheFromMain_data <= data_in;
641                 buffer_cacheFromMain_d <= '1';
642                 buffer_cacheFromMain_v <= '1';
643                 -- tell cacheDriver to write data to cache
644                 cacheRequestFromMain <= cacheRequestWrite;
645                 -- if needed, an write-ack can be send here
646                 -- NOTE OPTIONAL ACK (email)
647             end if;
648         end if;
649     end if;

```

```

647     else
648         -- invalid, same data => overwrite write data in cache (if invalid,
649         -- then no need to check the other values)
650         -- check if input is valid
651         if( (data_in /= "XXXXXXXX") AND (data_in /= "UUUUUUUU") ) then
652             -- data is valid => write it in the cache via CacheDriver
653             -- buffer cache inputs for cacheDriver
654             buffer_cacheFromMain_addr <= addr;
655             buffer_cacheFromMain_data <= data_in;
656             buffer_cacheFromMain_d    <= '1';
657             buffer_cacheFromMain_v    <= '1';
658             -- tell cacheDriver to write data to cache
659             cacheRequestFromMain <= cacheRequestWrite;
660             -- if needed, an write-ack can be send here
661             -- NOTE OPTIONAL ACK (email)
662         end if;
663     end if;
664
665
666
667     -- *** Nothing ***
668     elsif( init = '0' AND dump = '0' AND reset = '0' AND re = '0' AND we = '0') then
669         -- same outputs if no request to cache is forwarded to hold the current state
670         bufferAck <= bufferAck;
671         bufferOut <= bufferOut;
672
673
674     -- *** Fehlerhafte Eingabe ***
675     else
676         -- disable outputs if erroneous inputs
677         bufferAck <= '0';
678         bufferOut <= "XXXXXXXX";
679
680     end if;
681 end if;
682 end process;
683
684 -- Ausgabenetz
685 ack    <= bufferAck;
686 output <= bufferOut;
687
688 end Behavioral;

```

```
1  -----
2  -- Rechnerarchitektur und Eingebettete Systeme
3  -- Uebungszettel 2 - Aufgabe 2: Direct Mapped Cache Testbench
4  --
5  -- Die Testfaelle wurden so gewahlt, dass zum Einen die Anforderungen aus der
6  -- Aufgabestellung ge-
7  -- prueft werden und zum Anderen wurden weitere Testsfaelle gewaehlt, die die
8  -- verschiedenen
9  -- Zustaeude des Caches pruefen (Init, Reset, Dump, Read, Write, KeineEingabe).
10 -- Weiterhin wurde die Funktionalitaet WriteBack, ausgeloeset sowohl durch read als
11 -- auch durch write
12 -- getestet und das Verhalten der Beschreibung am Beginn der CachedMemory.vhd
13 -- entspricht.
14 -- Es wurde geprueft ob alle 80 Byte des Speichers adressierbar sind.
15 --
16 -- Zuordnung von Testfall zu Aufgabenstellung:
17 -- 1. "Der obige Speicher soll um einen direct mapped Cache erweitert werden, der 16
18 -- Adressen
19 -- vorhalten kann."
20 -- Wird durch Testfall 2 und 3 getestet indem zwei Sets von 16 Adressen
21 -- hintereinander gelesen
22 -- werden. Das Ueberpruefen von ack laesst darauf schliessen ob der 2. set aus
23 -- dem Speicher
24 -- geladen wurde (zeit unterschied bis ack). Weiterhin muessen die gelesenen
25 -- Cachelines mit
26 -- den erwarteten Werten im Speicher ueber einstimmen.
27 --
28 -- 2. "Der Ausgang ack signalisiert hierbei, dass die gewuenschten Daten am Ausgang
29 -- anliegen. Der
30 -- Wert wird auf 0 gesetzt, sobald eine Leseanfrage eingeht."
31 -- Wird durch Testfall 8 geprueft.
32 --
33 -- 3. "Beachte hierbei, dass es wichtig ist, dass ack nicht auf 1 steht, bevor die
34 -- Daten wirklich
35 -- vorliegen."
36 -- Wird durch fast alle Tests geprueft (z.B. Testfall 1 und 2) da direkt nach
37 -- rising_edge(ack)
38 -- der output geprueft wird.
39 --
40 -- 4. "Es gilt zu beachten, dass der Cache ueber eine achtmal schnellere clock
41 -- betrieben wird, als
42 -- der eigentliche Speicher (da sonst ein Cache auch ziemlich sinnlos waere). Es
43 -- wird also eine
44 -- zweite clock domain benoetigt. Hierzu muss ein entsprechender clock divider
45 -- implementiert
46 -- werden."
47 -- Wird durch fast alle Tests geprueft (z.B. Testfall 1) ueber ack = '0' bei
48 -- Speicher
49 -- zugriffen.
50 --
51 -- 5. "Beachte, dass beim dumpen des Caches natuerlich die Eintraege im Cache selbst
52 -- beruecksichtigt
53 -- werden muessen."
54 -- Wird durch Testfall 9 und 10 getestet indem zuerst der Speicher mit Werten
55 -- gefuehlt wird,
56 -- wovon einige dirty sind und der Speicher danach gedumpt wird. Das dumpfile
```

```
dump.dat wurde
40 -- danach manuell ueberpruft, es entsprach den erwarteten Werten.
41 --
42 -- Weitere Tests:
43 -- 6. Init wird vor Testfall 1 ausgefuehrt und dann durch Testfall 1 geprueft.
Weiterhin wurde in
44 -- Isim der interne Speicher von mem manuel ueberprueft (Entsprach den
Vorstellungen)
45 -- 7. Reset wird vor Testfall 1 ausgefuehrt und dann manuell in Isim ueberprueft
ob alle Cachelines
46 -- invalid sind.
47 -- 8. Read mit CacheMiss wird in Testfall 1 geprueft.
48 -- 9. Read mit CacheHit wird in Testfall 2 geprueft.
49 -- 10. Read mit WriteBack wird in Testfall 3 geprueft.
50 -- 11. Mehrfacher Read nach WriteBack wird in Testfall 4 geprueft.
51 -- 12. Schreiben ohne WriteBack wird in Testfall 5 geprueft.
52 -- 13. Ob zuvor geschriebene Werte durch Schreiben anderer Daten zurueckgeschrieben
53 -- (writeback) werden, wird in Testfall 6 geprueft.
54 -- 14. Ob zuvor geschriebene Werte durch Lesen anderer Daten zurueckgeschrieben
55 -- (writeback) werden, wird in Testfall 7 geprueft.
56 -- 15. Addressierbarkeit aller 80 Speicheradressen, wird in Testfall 9 geprueft.
57 -----
-----
```