Contents

1	PR.	AM	6
	1.1	Prerequisites	6
	1.2	Definition	6
	1.3	How it works	7
		1.3.1 Computation	7
		1.3.2 PRAM Classificiation	7
		1.3.3 Strengths of PRAM	8
		1.3.4 How to compare PRAM models	8
	1.4	MVM algorithm	10
	1.5	SPMD sum	12
	1.6	MM algorithm	16
	1.7	PRAM variants and Lemmas	17
	1.8	PRAM implementation	18
	1.9	Amdahl's and Gustafson's Laws	20
_	-		
2		damentals of architecture	23
	2.1	Introduction	23 23
		2.1.1 Simplest processor	23 24
		2.1.2 Superscalar processor	$\frac{24}{25}$
		2.1.4 Multi-Core Processor	$\frac{25}{25}$
	2.2	Accessing Memory	$\frac{25}{26}$
	2.2	2.2.1 What is a memory?	26
		2.2.2 How to reduce processor stalls	28
		2.2.2.1 Cache	28
		2.2.2.2 Multi-threading	28
		2.2.2.2 Main amounts	
3	Pro	ogramming models	31
	3.1	Implicit SPMD Program Compiler (ISPC)	31
	3.2	Shared Address Space Model	35
	3.3	Message Passing model of communication	36
	3.4	Data-Parallel model	37
4	Dar	allel Programming Models and pthreads	39
-1	4.1	How to create parallel algorithms and programs	39
	4.2	Analyze parallel algorithms	41
	4.3	Technologies	44
	4.4	Threads	
		4.4.1 Flynn's taxonomy	47
		4.4.2 Definition	47
		4.4.3 pthreads API	49
		4.4.3.1 Creation	49
		4.4.3.2 Termination	50
		4.4.3.3 Joining	51
		4.4.3.4 Detaching	52
		4.4.3.5 Joining through Barriers	53
		4.4.3.6 Mutexes	54
		4.4.3.7 Condition variables	54

5	Ope	nMP v5.2	55
	5.1	Introduction	55
	5.2	Basic syntax	57
	5.3	·	60
			60
			65
			67
			68
		9 /	69
			72
	5.4	i	. – 76
	5.5	v	. o 79
	5.6		 87
	5.7	v	90
	5.8		94
	5.9		97
	0.5	DIVID VCCtorization	91
6	\mathbf{GP}	J Architecture 10	
	6.1		00
	6.2		01
	6.3		03
			03
			07
		0 1 ,	09
		6.3.4 Running a CUDA program on a GPU	12
		6.3.5 Implementation of CUDA abstractions	18
		6.3.6 Advanced thread scheduling	21
		6.3.7 Memory and Data Locality in Depth	26
		6.3.8 Tiling Technique	35
		6.3.8.1 Tiled Matrix Multiplication	38
		6.3.8.2 Implementation Tiled Matrix Multiplication 14	43
		6.3.8.3 Any size matrix handling	48
		6.3.9 Optimizing Memory Coalescing	53
7	CU	DA	
	7.1 7.2		
	1.2	CUDA Basics	
		7.2.1 GPGPU Best Practices	
		r r r	70^{-20}
		96 6	72
	- 0		75
	7.3		78
	7.4	• • •	80
	7.5	ů.	82
	7.6	v v	85
	7.7		93
	7.8	±	97
			97
			02
		7.8.3 Memory Management with Multiple GPUs	05

		7.8.4 Batch Processing and Cooperative Patterns with OpenMP 211
		7.8.5 OpenMP for heterogeneous architectures 213
		7.8.6 MPI-CUDA applications
8	Men	nory Consistency 220
	8.1	Coherence vs Consistency
	8.2	Definition
	8.3	Sequential Consistency Model
	8.4	Memory Models with Relaxed Ordering
		8.4.1 Allowing Reads to Move Ahead of Writes 230
		8.4.2 Allowing writes to be reordered
		8.4.3 Allowing all reorderings
	8.5	Languages Need Memory Models Too
	8.6	Implementing Locks
		8.6.1 Introduction
		8.6.2 Test-and-Set based lock
		8.6.3 Test-and-Test-and-Set lock
9	Hete	erogeneous Processing 248
	9.1	Energy Constrained Computing
	9.2	Compute Specialization
	9.3	Challenges of heterogeneous designs
	9.4	Reducing energy consumption
10	Patt	erns 271
	10.1	Dependencies
	10.2	Parallel Patterns
		10.2.1 Nesting Pattern
		10.2.2 Serial Control Patterns
		10.2.3 Parallel Control Patterns
		10.2.4 Serial Data Management Patterns 289
		10.2.5 Parallel Data Management Patterns 292
		10.2.6 Other Parallel Patterns
	10.3	Map Pattern
		10.3.1 What is a Map?
		10.3.2 Optimizations
		10.3.2.1 Sequences of Maps
		10.3.2.2 Code Fusion
Inc	dex	300

10.3.2.2 Code Fusion

Code Fusion is an optimization technique used to improve the performance of programs, particularly in parallel computing. It involves combining multiple operations into a single, more efficient operation. By doing so, code fusion increases arithmetic intensity, reduces memory/cache usage, and enhances overall computational efficiency.

Key Points

• Combining Operations. Code fusion *fuses* together multiple operations so that they are performed simultaneously, rather than sequentially.

Example 24: Code Fusion

Instead of performing a series of separate operations on an array, we combine them into one loop, reducing the number of passes over the data.

- Increasing Arithmetic Intensity. Arithmetic intensity refers to the ratio of computational operations to memory operations. By fusing operations, we increase this ratio, meaning more calculations are done per memory access.
 - **⊘** Benefit. Higher arithmetic intensity leads to better utilization of the CPU and other computational resources.
- Reducing Memory/Cache Usage. By reducing the number of intermediate results that need to be stored in memory, code fusion minimizes memory access and optimizes cache usage.
- Use of Registers. Ideally, operations can be performed using registers alone, which are the fastest form of storage in a CPU. By keeping data in registers and reducing memory access, code fusion achieves maximum computational efficiency.




Figure 50: Graphical example of a code fusion.