Contents

1	PR.	$\mathbf{A}\mathbf{M}$	7
	1.1	Prerequisites	7
	1.2	Definition	7
	1.3	How it works	8
		1.3.1 Computation	8
		1.3.2 PRAM Classificiation	8
		1.3.3 Strengths of PRAM	9
		1.3.4 How to compare PRAM models	9
	1.4	MVM algorithm	11
	1.5	SPMD sum	13
	1.6	MM algorithm	17
	1.7	PRAM variants and Lemmas	18
	1.8	PRAM implementation	19
	1.9	Amdahl's and Gustafson's Laws	21
2	Fun		24
	2.1	Introduction	24
		2.1.1 Simplest processor	24
		2.1.2 Superscalar processor	25
		2.1.3 Single Instruction, Multiple Data (SIMD) processor	26
		2.1.4 Multi-Core Processor	26
	2.2	Accessing Memory	27
		2.2.1 What is a memory?	27
		2.2.2 How to reduce processor stalls	29
		2.2.2.1 Cache	29
		2.2.2.2 Multi-threading	29
9	D		32
3		gramming models	32
	3.1	Implicit SPMD Program Compiler (ISPC)	
	3.2	Shared Address Space Model	36
	3.3	Message Passing model of communication	37
	3.4	Data-Parallel model	38
4	Par	allel Programming Models and pthreads	40
	4.1	How to create parallel algorithms and programs	40
	4.2	Analyze parallel algorithms	42
	4.3	Technologies	45
	4.4	Threads	48
		4.4.1 Flynn's taxonomy	48
		4.4.2 Definition	48
		4.4.3 pthreads API	50
		4.4.3.1 Creation	50
		4.4.3.2 Termination	51
		4.4.3.3 Joining	52
		4.4.3.4 Detaching	53
		4.4.3.5 Joining through Barriers	54
		4.4.3.6 Mutexes	55
		4.4.3.7 Condition variables	55
		1.1.0.1 Condition (analysis)	55

5 Op	enMP v5.2	56			
5.1	Introduction	. 56			
5.2	Basic syntax	. 58			
5.3	Work sharing	. 61			
	5.3.1 For	. 61			
	5.3.1.1 Reduction	. 66			
	5.3.2 Sections	. 68			
	5.3.3 Single/Master	. 69			
	5.3.4 Tasks	. 70			
	5.3.4.1 Task dependences	. 73			
5.4	Synchronization	. 77			
5.5	Data environment				
5.6	Memory model	. 88			
5.7	Nested Parallelism	. 91			
5.8	Cancellation				
5.9	SIMD Vectorization	. 98			
. an	TT A . 1.4	101			
	U Architecture	101			
6.1	Introduction				
6.2	GPU compute mode				
6.3	CUDA				
	6.3.1 Basics of CUDA				
	6.3.2 Memory model				
	6.3.3 NVIDIA V100 Streaming Multiprocessor (SM)				
	6.3.4 Running a CUDA program on a GPU				
	6.3.5 Implementation of CUDA abstractions				
	6.3.6 Advanced thread scheduling				
	6.3.7 Memory and Data Locality in Depth				
	6.3.8 Tiling Technique				
	6.3.8.1 Tiled Matrix Multiplication				
	6.3.8.2 Implementation Tiled Matrix Multiplication .				
	6.3.8.3 Any size matrix handling				
	6.3.9 Optimizing Memory Coalescing	. 154			
$\mathbf{C}\mathbf{U}$	TDA	163			
7.1	Introduction				
7.2	CUDA Basics				
	7.2.1 GPGPU Best Practices				
	7.2.2 Compilation				
	7.2.3 Debugging				
	7.2.4 CUDA Kernel				
7.3	Execution Model				
7.4	Querying Device Properties				
7.5	Thread hierarchy	. 183			
7.6	Memory hierarchy	. 186			
7.7	Streams				
7.8	CUDA and OpenMP or MPI	. 198			
	7.8.1 Motivations				
	7.8.2 CUDA API for Multi-GPUs	. 203			
	7.8.3 Memory Management with Multiple GPUs	. 206			

		7.8.4	Batch Processing and Cooperative Patterns with OpenMP 21	2
		7.8.5	OpenMP for heterogeneous architectures 21	
		7.8.6	MPI-CUDA applications	7
8	Mer	nory (donsistency 22	21
O	8.1	-	nce vs Consistency	_
	8.2		ion	
	8.3		tial Consistency Model	
	8.4	-	y Models with Relaxed Ordering	
	0.4	8.4.1	Allowing Reads to Move Ahead of Writes	
		8.4.2	~	
		8.4.3	Allowing writes to be reordered	
	0 =	-	Allowing all reorderings	
	8.5 8.6	_	ages Need Memory Models Too	
	0.0	8.6.1	nenting Locks	
			Introduction	
		8.6.2	Test-and-Set based lock	
		8.6.3	Test-and-Test-and-Set lock	E)
9	Hete	erogen	eous Processing 24	9
	9.1		Constrained Computing	51
	9.2	Compi	te Specialization	52
	9.3		nges of heterogeneous designs	
	9.4	Reduci	ng energy consumption	69
	.		0-	
10	Patt		27 lencies	
		-		
	10.2		l Patterns	
			Nesting Pattern	
			Parallel Control Patterns	
			Serial Data Management Patterns	
			Parallel Data Management Patterns	
	10.2		Other Parallel Patterns	
	10.5	_	attern	
			What is a Map?	
		10.3.2	Optimizations	
			10.3.2.1 Sequences of Maps	
			10.3.2.2 Code Fusion	
		10 9 9	10.3.2.3 Cache Fusion	
			Related Patterns	_
	10.4		Scaled Vector Addition (SAXPY)	
	10.4		ives operations	
			Reduce (or Reduction) Pattern	
	10 5		Scan Pattern	
	10.5		Pattern	
			What is a Gather?	
			Shift	
			Zip	
	10.6		Unzip	
	10.6	Scatter	Pattern	64

	10.6.1 What is a Scatter?	334
	10.6.2 Avoid race conditions	337
	10.6.2.1 Atomic Scatter	337
	10.6.2.2 Permutation Scatter	339
	10.6.2.3 Merge Scatter	341
	10.6.2.4 Priority Scatter	343
1	0.7 Pack Pattern	344
	10.7.1 What is a Pack?	344
	10.7.2 Split	347
	10.7.3 Unsplit	348
	10.7.4 Bin	349
	10.7.5 Expand	350
1	0.8 Partitioning Data	351
1	0.9 AoS vs. SoA	352
1	0.10Stencil Pattern	357
	10.10.1 What is a Stencil?	357
	10.10.2 Implementing stencil with shift	358
	10.10.3 Cache optimizations	360
	10.10.4 Communication optimizations	362
11 F	Parallel Patterns in OpenMP and CUDA 3	364
	1.1 OpenMP	364
	1.2 Histogram Pattern	
Inde	ex 3	365

11 Parallel Patterns in OpenMP and CUDA

11.1 OpenMP

OpenMP provides efficient implementations of many parallel programming patterns. Here are some of the key patterns that we have already discussed:

1. Map Pattern on OpenMP

(i) Characteristics

- No dependencies between operations.
- Simple and **ideal for SIMD** (Single Instruction, Multiple Data) execution.
- Executes independently on different data elements.

```
trample 1: Map Pattern on OpenMP

#pragma omp parallel for
for (int i = 0; i < N; i++) {
    result[i] = operation(data[i]);
}
</pre>
```

2. Reduction Pattern on OpenMP

(i) Characteristics

- Combines results from multiple threads into a single value using a specified operation (e.g., sum, min, max).
- Supported natively in OpenMP (see 5.3.1.1, page 66). It is an easy integration for operations that aggregate data across threads.

```
Example 2: Reduction Pattern on OpenMP

#pragma omp parallel for reduction(+:sum)
2 for (int i = 0; i < N; i++) {
3     sum += array[i];
4 }</pre>
```

3. Workpile Pattern on OpenMP

Characteristics


- Handles irregular work distribution that may change dynamically at runtime.
- Assumes all tasks are independent.
- Commonly used in applications like **tree searches** or **recursive computations**.
- Leverages OpenMP's tasking feature for dynamically generated workloads.

Example 3: Workpile Pattern on OpenMP #pragma omp task void process_task() { // Perform a unit of work }

4. Scan Pattern on OpenMP

1 Characteristics

- Efficiently performs prefix-sum or similar operations over an array.
- Widely used for cumulative computations and inclusive/exclusive scans.
- OpenMP 5.0 introduced **dedicated support** for this pattern.
- Three-Phase Approach:
 - (a) Build intermediate results in parallel.
 - (b) Combine intermediate results in pairs.
 - (c) Build final output in parallel.



Example 4: Scan Pattern on OpenMP Example with a SIMD reduction clause: #pragma omp simd reduction(inscan, +:scan_a) for (int i = 0; i < N; i++) { simd_scan[i] = scan_a; #pragma omp scan exclusive(scan_a) scan_a += array[i]; }

11.2 Histogram Pattern

The **Histogram Pattern** is a fundamental and widely used computational method for **analyzing large datasets** by **aggregating values into predefined bins**. It is used in applications such as feature extraction, fraud detection, and speech recognition.

† Characteristics

Definition. For each data element, a specific bin counter is identified and incremented.

***** Applications

- Feature extraction: Identifying key characteristics in images or data.
- Fraud detection: Analyzing transactional data for anomalies.
- Speech recognition: Identifying patterns in audio signals.

Main Challenges

- **?** Output Interference: Avoiding concurrent writes to the same bin counter in a parallel implementation.
- **?** Memory Access Efficiency: Ensuring memory coalescence for better bandwidth utilization.

Example 5: Histogram for Letter Count in Strings

Given an input string, the goal is to count the frequency of letters grouped into bins. For instance: the string "programming massively parallel processors" could be grouped into 4-letter bins like {a-d, e-h, i-1, ...}.

The output is:

```
a-d: 5
2 e-h: 5
3 i-l: 6
4 m-p: 10
5 q-t: 10
6 u-x: 1
7 y-z: 1
```

X Sequential Implementation in C

Parallel Implementation

To parallelize, we must:

- 1. Partition Input: Divide the input dataset into sections.
- 2. **Thread Processing**: Assign each thread a section to process independently.

So we need to choose how to split the input and which thread to assign to each piece of data.

• Simplest parallel version. The simplest parallel implementation divides the input into sections. The number of sections created is equal to the number of threads available. For example, if the input are 28 words long and we have 4 threads, each section length will be $28 \div 4 = 7$ words per thread. In parallel, each thread iterates through a section.




Figure 58: The simplest parallel implementation of the histogram pattern.

★ Simplest parallel version: Inefficient memory access

Each thread works on its assigned contiguous section of the input. And this might be good, but we don't consider that **memory accesses across threads are not contiguous!** So at each iteration, each thread requests memory locations not contiguous on memory.

- **X** Memory Access Efficiency. Adjacent threads work on non-adjacent memory sections. While each thread accesses contiguous memory, the threads themselves are not accessing contiguous memory as a group.
- **➤ DRAM Bandwidth**. Accesses from different threads are not coalesced, meaning **memory requests are spread out across the memory space**, leading to inefficient use of bandwidth. If the memory addresses are in the same location, the memory requests are grouped together.




Figure 59: Memory allocation between threads on the simplest parallel version.

• Parallel version with interleaved partitioning. The interleaved partitioning, threads work on interleaved indices, so their access are distributed across contiguous memory locations.

‡ Interleaved partitioning: the best memory option

In this case, memory accesses from different threads are closer together in memory, which aligns better with how memory is organized in hardware (cache lines and DRAM bursts). As a result:

- Memory Coalescing. Threads access memory in a way that aligns with cache lines and DRAM bursts.
- ✓ Bandwidth Utilization. Memory requests are grouped together, maximizing the DRAM bandwidth and improving overall performance.

Figure 60: Memory allocation between threads on the interleaved partitioning version.




Figure 61: The parallel version with interleaved partitioning.

M Why Interleaved Partitioning is Better

In the simplest version, the threads work independently on large contiguous chunks. While this avoids conflicts between threads, it leads to scattered memory access patterns at a hardware level. DRAM modules are optimized for coalesced accesses, which occur when requests are close together.

In interleaved partitioning, threads' accesses are distributed such that memory requests from different threads are **closer together in memory**. This aligns with how caches and DRAM are designed to handle access patterns efficiently, improving speed and reducing memory latency.

A Implementations suffer from race condition

? What happened? In this parallel implementation, multiple threads update a shared histogram simultaneously.

For example, in the figure 59 (page 368), we can see that threads #0, #2, and #3 are trying to increment the same bin at the same time. The correct result is 3, but this can lead to data corruption because these operations are not atomic. So we got lucky.

- Why this happens. Incrementing a histogram bin is typically a three-step process:
 - 1. Read the current value of the bin.
 - 2. Increment the value.
 - 3. Write the new value back to the bin.

In parallel, these steps can interleave among threads, causing incorrect results.

⊘ How to avoid race conditions

Exists two technique to use to avoid race conditions on the histogram pattern:

• Atomic Operations. We already discussed what atomic operations are and how they can solve (not the best way we can) the race conditions on page ??.

But here we are talking about implementation. In CUDA, atomic operations are implemented as hardware-supported functions that perform a read-modify-write operation as a single instruction on a memory address. For the histogram pattern, atomic operations help resolve race conditions by ensuring only one thread modifies a memory location at any given time.

Some of the most common APIs provided by CUDA include:

- atomicAdd: Adds a value to a memory address atomically.	Doc.
- atomicSub: Subtract operation (atomically).	Doc.
- atomicMin: Find minimum operation (atomically).	Doc. 🗏
- atomicMax: Find maximum operation (atomically).	Doc. 🗏
 atomicCAS (Compare-And-Swap): Compares a value at an address and swaps it conditionally. 	Doc.

X Implementation of Atomic Operations in CUDA

In this implementation, atomic operations ensure that multiple threads updating the same histogram bin don't cause data corruption.

```
1 __global__
void histo_kernel(
      unsigned char *buffer,
       long size,
      unsigned int *histo
  ) {
       // Unique thread ID
      int tid = threadIdx.x + blockIdx.x * blockDim.x;
       // Stride for processing chunks
      int stride = blockDim.x * gridDim.x;
10
      for (unsigned int i = tid; i < size; i += stride) {</pre>
12
           // Calculate bin index
13
           int alphabet_position = buffer[i] - 'a';
14
           if (alphabet_position >= 0 && alphabet_position < 26)</pre>
16
17
               // Atomic update to avoid race conditions
               atomicAdd(&(histo[alphabet_position / 4]), 1);
18
19
           }
      }
20
21 }
```

- tid: Thread's unique ID, ensures threads process distinct elements (explained on page 0).
- stride: Ensures each thread processes non-overlapping data chunks.
- atomicAdd: Performs the addition operation atomically, preventing race conditions when multiple threads update the same histogram bin.

Performance Considerations & Recommendations

- Memory Type:
 - ☆ Global memory (DRAM): High latency (over 1000 cycles per atomic operation).
 - **½** L2 Cache: Approximately 1/10th the latency of DRAM.
 - **22** Shared Memory: Lowest latency and is private to each thread block.
- Throughput Impact:
 - * Atomic operations significantly reduce throughput when multiple threads access the same location because threads are serialized
 - * Access patterns and contention have a major impact on overall performance.

The **recommendations** are:

- ✓ Use Shared Memory: Reduce global memory access latency by leveraging shared memory for intermediate computation within thread blocks.
- **✓** Reduce Contention:
 - * Partition data so threads update different bins.
 - * Minimize the number of atomic updates to the same location (every atomic operation introduces potential overhead).

Privatization. Privatization is a technique used to avoid race conditions in parallel computing by providing private copies of shared resources to threads or blocks.

? What it does

Privatization creates private copies of shared resources (e.g., histograms) for each thread or block. Instead of multiple threads contending to access and modify a shared resource, each thread or block updates its own private copy independently. The operation performed on the data must be associative and commutative (e.g., addition for histograms).

Benefits

- ✓ Reduces Contention. Threads do not compete to access shared memory resources during intermediate computations, significantly reducing contention.
- ✓ Improves Throughput. Since atomic operations on shared memory are faster than on global memory, privatization improves performance, especially when using shared memory for private copies.

▲ Challenges

- Overhead. Allocating and initializing private copies adds computational overhead. Combining or reducing private copies into a final shared copy at the end introduces additional steps.
- Memory Fit. The private data must fit into shared memory, which limits the size of privatized resources.

? How it works in combination with a histogram pattern

- Private Copies Initialization. Each block of threads initializes a local histogram in shared memory (e.g., histo_s[]).
- 2. Local Updates. Threads within a block update their private histogram using atomic operations in shared memory. This step ensures no inter-block contention since the operations are confined to the shared memory of each block.
- 3. Reduction Step. At the end of processing, private histograms are merged into a final shared histogram in global memory using atomic operations.

? Why Private Copies in Shared Memory?

- Each block gets its own private copy of the histogram in shared memory, which is fast and local to the block.
- Threads within the same block can update their shared histogram without interfering with threads in other blocks because each block works on its own local copy.

 Key Benefit: no contention between blocks, as there is no shared resource across blocks.

? Why no inter-block contention?

- Since blocks do not access the same global memory histogram during local computations, there is no need for atomic operations between blocks during this stage.
- Threads within a block may still use atomic operations, but these are limited to shared memory, which is much faster than global memory.

? The reduction phase is not so slow?

Only after all blocks have finished updating their private histograms do they write their results back to the global histogram. At this stage, atomic operations are required, but **the volume of these operations is much smaller**. In fact, instead of all threads updating the global histogram during each update, there is **only one write per bin per block**.

Example 6: Histogram Patterns Privatization Analogy

Image we have 10 groups of workers (*blocks*), each responsible for counting objects (*bins*) in their own room (*shared memory*).

- **X** Without privatization: All workers from all groups try to update a single global counter in a central office (*global memory*). They must wait in line to update the counter.
- ✓ With privatization: Each group has its own private counter in their room. They work independently without competing. At the end, a manager (reduction step) collects and sums up the results from each room.

✗ Implementation of Privatization in CUDA

```
1 __global__
_{\rm 2} <code>void</code> <code>histogram_privatized_kernel(</code>
       unsigned char* input,
       unsigned int* bins,
       unsigned int num_elements,
       unsigned int num_bins
6
7 ) {
       // 1. Initialization
       unsigned int tid = blockIdx.x * blockDim.x + threadIdx.x;
extern __shared__ unsigned int histo_s[];
9
10
11
12
            unsigned int binIdx = threadIdx.x;
13
            binIdx < num_bins;</pre>
14
            binIdx += blockDim.x
15
       ) {
16
            // Initialize private histogram
17
           histo_s[binIdx] = Ou;
18
19
       __syncthreads();
20
21
22
       // 2. Local Histogram Updates
23
24
       for (
            unsigned int i = tid;
25
26
           i < num_elements;
            i += blockDim.x * gridDim.x
27
28
            int alphabet_position = buffer[i] - 'a';
29
           if (alphabet_position >= 0 && alphabet_position < 26)</pre>
30
       {
31
                atomicAdd(&(histo_s[alphabet_position]), 1);
32
       }
33
       __syncthreads();
34
35
36
       // 3. Reduction to Global Memory
37
       for (
38
39
            unsigned int binIdx = threadIdx.x;
40
            bindIdx < num_bins;</pre>
            binIdx += blockDim.x
41
42
       ) {
            atomicAdd(&(histo[binIdx]), histo_s[binIdx]);
43
       }
44
45 }
```