# Contents

1	PR.	$\mathbf{A}\mathbf{M}$	7
	1.1	Prerequisites	7
	1.2	Definition	7
	1.3	How it works	8
		1.3.1 Computation	8
		1.3.2 PRAM Classificiation	8
		1.3.3 Strengths of PRAM	9
		1.3.4 How to compare PRAM models	9
	1.4	MVM algorithm	11
	1.5	SPMD sum	13
	1.6	MM algorithm	17
	1.7	PRAM variants and Lemmas	18
	1.8	PRAM implementation	19
	1.9	Amdahl's and Gustafson's Laws	21
<b>2</b>	Fun		24
	2.1	Introduction	24
		2.1.1 Simplest processor	24
		2.1.2 Superscalar processor	25
		2.1.3 Single Instruction, Multiple Data (SIMD) processor	26
		2.1.4 Multi-Core Processor	26
	2.2	Accessing Memory	27
		2.2.1 What is a memory?	27
		2.2.2 How to reduce processor stalls	29
		2.2.2.1 Cache	29
		2.2.2.2 Multi-threading	29
9	D		32
3		gramming models	<b>32</b>
	3.1	Implicit SPMD Program Compiler (ISPC)	
	3.2	Shared Address Space Model	36
	3.3	Message Passing model of communication	37
	3.4	Data-Parallel model	38
4	Par	allel Programming Models and pthreads	40
	4.1	How to create parallel algorithms and programs	40
	4.2	Analyze parallel algorithms	42
	4.3	Technologies	45
	4.4	Threads	48
		4.4.1 Flynn's taxonomy	48
		4.4.2 Definition	48
		4.4.3 pthreads API	50
		4.4.3.1 Creation	50
		4.4.3.2 Termination	51
		4.4.3.3 Joining	52
		4.4.3.4 Detaching	53
		4.4.3.5 Joining through Barriers	54
		4.4.3.6 Mutexes	55
		4.4.3.7 Condition variables	55
		1.1.0., Condition failubito	55

5 Op	enMP v5.2	<b>56</b>
5.1	Introduction	. 56
5.2	Basic syntax	. 58
5.3	Work sharing	. 61
	5.3.1 For	. 61
	5.3.1.1 Reduction	. 66
	5.3.2 Sections	. 68
	5.3.3 Single/Master	. 69
	5.3.4 Tasks	. 70
	5.3.4.1 Task dependences	. 73
5.4	Synchronization	. 77
5.5	Data environment	. 80
5.6	Memory model	. 88
5.7	Nested Parallelism	. 91
5.8	Cancellation	
5.9	SIMD Vectorization	. 98
	NT A 10	101
	PU Architecture	101
6.1	Introduction	
6.2	GPU compute mode	
6.3	CUDA	
	6.3.1 Basics of CUDA	
	6.3.2 Memory model	
	6.3.3 NVIDIA V100 Streaming Multiprocessor (SM)	
	6.3.4 Running a CUDA program on a GPU	
	6.3.5 Implementation of CUDA abstractions	
	6.3.6 Advanced thread scheduling	
	6.3.7 Memory and Data Locality in Depth	
	6.3.8 Tiling Technique	
	6.3.8.1 Tiled Matrix Multiplication	
	6.3.8.2 Implementation Tiled Matrix Multiplication .	
	6.3.8.3 Any size matrix handling	
	6.3.9 Optimizing Memory Coalescing	. 154
$\mathbf{C}\mathbf{U}$	JDA .	163
7.1	Introduction	
7.2	CUDA Basics	
	7.2.1 GPGPU Best Practices	
	7.2.2 Compilation	
	7.2.3 Debugging	
	7.2.4 CUDA Kernel	
7.3	Execution Model	
7.4	Querying Device Properties	
7.5	Thread hierarchy	
7.6	Memory hierarchy	
7.7	Streams	
7.8	CUDA and OpenMP or MPI	. 198
	7.8.1 Motivations	
	7.8.2 CUDA API for Multi-GPUs	
	7.8.3 Memory Management with Multiple GPUs	. 206

		7.8.4	Batch Processing and Cooperative Patterns with OpenMP 21	2
		7.8.5	OpenMP for heterogeneous architectures	
		7.8.6	MPI-CUDA applications	7
8	Mer	nory (	donsistency 22	1
O	8.1	-	nce vs Consistency	
	8.2		ion	
	8.3		tial Consistency Model	
	8.4	-	y Models with Relaxed Ordering	
	0.4	8.4.1	Allowing Reads to Move Ahead of Writes	
		8.4.2	~	
		8.4.3	Allowing writes to be reordered	
	0 =	-	Allowing all reorderings	
	8.5 8.6	_	ages Need Memory Models Too	
	0.0	8.6.1	nenting Locks	
		8.6.2	Test-and-Set based lock	
		8.6.3	Test-and-Test-and-Set lock	Ю
9	Hete	erogen	eous Processing 24	9
	9.1		Constrained Computing	61
	9.2	Compi	tte Specialization	$\tilde{2}$
	9.3		nges of heterogeneous designs	
	9.4	Reduci	ng energy consumption	69
	<b>.</b>		0.0	
10	Patt		<b>27</b> lencies	
		-		
	10.2		l Patterns	
			Nesting Pattern	
			Parallel Control Patterns	
			Serial Data Management Patterns	
			Parallel Data Management Patterns	
	10.2		Other Parallel Patterns	
	10.5	_	attern	
			What is a Map?	
		10.3.2	Optimizations	
			10.3.2.1 Sequences of Maps	
			10.3.2.2 Code Fusion	
		10 9 9	10.3.2.3 Cache Fusion	
			Related Patterns	_
	10.4		Scaled Vector Addition (SAXPY)	
	10.4		ives operations	
			Reduce (or Reduction) Pattern	
	10 5		Scan Pattern	
	10.5		Pattern	
			What is a Gather?	
			Shift	
			Zip	
	10.6		Unzip	
	10.6	Scatter	Pattern	4

10.6.1 What is a Scatter?	334
10.6.2 Avoid race conditions	337
10.6.2.1 Atomic Scatter	337
10.6.2.2 Permutation Scatter	339
10.6.2.3 Merge Scatter	341
10.6.2.4 Priority Scatter	
10.7 Pack Pattern	344
10.7.1 What is a Pack?	
10.7.2 Split	
10.7.3 Unsplit	
10.7.4 Bin	349
10.7.5 Expand	
10.8 Partitioning Data	
10.9 AoS vs. SoA	352
10.10Stencil Pattern	357
10.10.1 What is a Stencil?	357
10.10.2 Implementing stencil with shift	
10.10.3 Cache optimizations	
10.10.4 Communication optimizations	
	<b>36</b> 4
11.1 OpenMP	
11.2 Histogram Pattern	
11.3 Reduction Pattern	
11.4 Scan Pattern	379
10 Hatamana Camantina Della and High	383
0 1 0	
12.1 Introduction to Heterogeneous Computing	
12.2 Heterogeneous parallel programming	
12.4 Scheduling & Performance Optimization in Halide	
12.6 HLS Workflow	
12.7 HLS Compilation & Optimization	397
Index	<b>38</b> 4

# 12 Heterogeneous Computing - DSLs and HLS

# 12.1 Introduction to Heterogeneous Computing

Heterogeneous Computing (or Heterogeneous Processing) refers to systems that use multiple types of processors or accelerators to handle different workloads more efficiently.

- In contrast to traditional homogeneous systems (which only use CPUs), heterogeneous systems combine different processing units such as CPUs, GPUs, DSPs, and FPGAs.
- The goal is to match the right processor to the right task, achieving higher performance and energy efficiency.

#### Example 1: Heterogeneous Processing

A self-driving car requires CPUs for decision-making, GPUs for image recognition, and FPGAs for real-time sensor fusion.

# **22** Energy-Efficient Computing Strategies

When designing a heterogeneous system, performance isn't the only goal; energy efficiency is just as critical. Given a fixed power budget, simply increasing performance without considering power constraints is inefficient. Specialized hardware (e.g., FPGAs, ASICs) achieves better performance per watt than general-purpose processors.

There are two main strategies for improving energy efficiency:

1. Use Specialized Processors. CPUs are not energy-efficient due to instruction decoding, branch handling, and pipeline management overhead. Specialized hardware (FPGAs, ASICs) reduces overhead, leading to more computations per joule.

$$\mathrm{Power} = \frac{\mathrm{Op}}{\mathrm{second}} \times \frac{\mathrm{Joules}}{\mathrm{Op}}$$

2. Minimize Data Movement. Memory access consumes more energy than computation! Optimizing data locality reduces power consumption. For example, moving computation closer to memory (e.g., using tensor core inside GPUs) significantly reduces energy cost.

# 12.2 Heterogeneous parallel programming

# A Challenges of Writing Portable and Efficient Parallel Code

Writing parallel programs for heterogeneous systems is difficult due to the following reasons:

- 1. Diverse Hardware Architectures. A CPU, GPU, and FPGA all have different programming models. Code written for one hardware type may not perform well on another.
- 2. Performance vs. Productivity Trade-offs.
  - **Performance**: Low-level programming (e.g., CUDA, OpenCL, Verilog) allows fine-tuned optimizations but **is hard to program**.
  - **Productivity**: High-level abstractions (e.g., OpenMP, DSLs) improve productivity but may introduce performance overhead.
- 3. Memory Management. Different memory models (shared vs. distributed) require different optimizations. Data movement between CPU and GPU memory can be costly if not handled efficiently.
- 4. Scalability Issues. Some programs scale well on GPUs but poorly on CPUs due to synchronization and memory bandwidth limitations.

# **♥** The Ideal Parallel Programming Language

An ideal parallel programming model should provide a balance of:

- ✓ Performance. Optimized execution across different hardware.
- ✓ **Productivity**. Easy to use and develop.
- ✓ Generality. Works across different architectures.

However, most existing languages optimize only one or two of these factors, leading to trade-offs.

Approach	Performance	Productivity	Generality
$\overline{ ext{CUDA/OpenCL}}$	✓ High	× Low	X Low
OpenMP (CPU)	<b>✓</b> High	<b>✓</b> Medium	<b>X</b> Low
MPI (Distributed)	<b>✓</b> High	<b>X</b> Low	<b>✓</b> High
${\bf FPGA/Verilog/VHDL}$	✓ Very High	× Very Low	× Low
High-Level Synthesis	<b>✓</b> High	<b>✓</b> Medium	× Low

#### **?** Why is this important?

If we want **portable parallel programs**, we need **new high-level abstractions** like Domain-Specific Languages (DSLs), which will be covered in the next section.

#### 12.3 DSLs and Halide

What are Domain-Specific Languages (DSLs)?

A Domain-Specific Language (DSL) is a specialized programming language designed for a specific application domain. The main characteristics of DSLs are:

- Restricted expressiveness (focused on a single domain)
- High-level, declarative syntax (easier than general purpose languages)
- Optimized performance for the target domain
- May be standalone or embedded in another language

DSL Name	Target Domain	Key Benefits
Halide	Image Processing	Separates algorithm from scheduling for optimized execution.
TensorFlow	Machine Learning	Optimized computation graphs for AI workloads.
$\operatorname{SQL}$	Databases	Declarative queries for efficient data retrieval.
$\begin{array}{c} {\rm Verilog/VHDL} \\ - \end{array}$	Hardware Design	Describes digital circuits for synthesis.

Table 11: Examples of DSLs.

# △ Embedded vs. External DSLs

DSLs can be classified as:

- External DSLs:
  - Have their own syntax and compiler/interpreter.
  - **?** Example: SQL, Halide, Verilog.
  - Advantages: can be more optimized but require custom compilers.
- Embedded DSLs:
  - Built inside another general-purpose language.
  - **?** Example: TensorFlow (embedded in Python).
  - Advantages: benefit from integration with the host language

#### DSL Use Case: Halide for Image Processing

Halide is a Domain-Specific Language (DSL) for high-performance image processing.

- ? Why does image processing need DSLs?
  - **1** Image processing is **data-intensive** and **requires high performance**.
  - Traditional solutions (C++, CUDA, OpenCV) require manual optimizations.
  - ② Optimizing code for **parallelism and memory efficiency** is **difficult**.

#### **?** Why Halide?

- X Separates "what" is computed from "how" it is executed.
- **Expresses computations at a high level**, leaving optimizations to the compiler.
- **Portable** across CPUs, GPUs, and FPGAs.

# X How Halide Works: Separating Algorithm from Schedule

In Halide, a **key feature is the separation** of **what** a program computes (computation/algorithm) from **how** it executes (schedule). This means:

- The algorithm specifies what operations should be performed. In other words, specifies what to compute (like a mathematical formula).
- The schedule defines how those operations should be executed efficiently on the hardware. In other words, specifies how to execute the computation (parallelism, memory layout, vectorization).

Now we see the difference between the traditional approach we have always used and the halide approach:

• Traditional Approach (C++, CUDA, OpenCV). In traditional programming languages (e.g., C++, OpenCV, CUDA), the algorithm and execution strategy are mixed together. This means that if we want to change parallelization or memory access optimizations, we must rewrite parts of the algorithm itself. This makes it hard to experiment with different optimizations.

#### A Problems with the Traditional Approach

- 1. **If we want to optimize** for vectorization, parallel execution, or memory layout, we **must modify the algorithm itself**.
- 2. The same code cannot easily be reused for different architectures (e.g., CPU, GPU, FPGA).

#### Example 2: Problems with the Traditional Approach

```
void box_blur(const Image &in, Image &out) {
  for (int y = 1; y < in.height() - 1; y++) {
    for (int x = 1; x < in.width() - 1; x++) {
      out(x, y) = (
            in(x-1, y) + in(x, y) + in(x+1, y)
            ) / 3;
    }
}
</pre>
```

The problem here is that we need to specify the "what", i.e. what operations should be performed, but also "how" these operations should be performed.

- Halide's Approach: Separate Algorithm from Execution. Halide splits the computation into two parts:
  - 1. Computation (Algorithm) What to Compute
    - Defines the mathematical computation.
    - Remains unchanged across different hardware targets.
  - 2. Schedule How to Execute Efficiently
    - Controls memory layout, parallelization, and optimization.
    - Can be changed without modifying the algorithm.

### Example 3: Box Blur in Halide

The computation part is separated from the scheduling! So a change in the algorithm can be made without affecting the control of the execution. Therefore, we define simply:

1. Computation (Algorithm), stays the same:

This part only describes the math, <u>not how</u> it should run.

2. Schedule, controls execution (can be changed easily):

```
blury.tile(x, y, xi, yi, 256, 32)

// Vectorized execution for SIMD

vectorize(xi, 8)

// Parallel execution over y-dimension

parallel(y);
```

```
blurx.compute_at(blury, x) // Compute blurx only
when needed by blury
vectorize(x, 8);
```

This part controls execution strategy but does <u>not</u> modify the algorithm. The same algorithm can now run efficiently on different hardware architectures just by changing the schedule.

# **♥** Why DSLs Matter for Performance and Productivity: Advantages

- ✓ Performance Optimization. A Halide program can be better than hand-optimization C++ code. Scheduling decisions affect parallel execution, memory locality, and vectorization.
- ✓ Productivity. Instead of manually optimizing, Halide allows rapid exploration of different schedules. Easier to port to different architectures (CPU, GPU, FPGA).

In conclusion, DSLs like Halide **automate low-level optimizations**, enabling faster and more efficient code for specialized domains.

# 12.4 Scheduling & Performance Optimization in Halide

This section focuses on how different scheduling strategies in Halide affect performance and how to choose the best schedule for different hardware architectures.

# **?** Why Scheduling Matters

Scheduling is the key to optimizing performance in Halide.

- A poorly scheduled program can be  $10 \times$  slower than an optimized one.
- Memory access, cache locality, parallelism, and vectorization all depend on scheduling.

As we have already seen, in traditional languages (C++, CUDA, OpenMP), scheduling decisions must be hard-coded into the algorithm. In Halide, the schedule is separate and can be changed without changing the algorithm.

# **?** How Scheduling Affects Performance

Different **scheduling strategies** impact how the computation is executed on hardware:

Scheduling Strategy	Impact	
Serial Execution	Simple, but slow. No parallelism.	
Parallel Execution	Uses multiple CPU cores. Good for multi-core CPUs.	
Vectorization (SIMD)	Uses wide registers for efficiency (e.g., AVX).	
Tiling	Improves cache locality by processing data in chunks.	
Compute-at	Controls when intermediate results are computed.	
Store-at	Controls where intermediate results are stored.	

# **≅** Scheduling Strategies in Halide

Let's take the Box Blur Algorithm as an example. The **Box Blur** is a simple **image processing technique used for smoothing or blurring an image**. It performs two main steps:

- 1. Each pixel in the output image is computed as the average of its neighboring pixels.
- 2. It applies a **moving average filter** over a **small window** (e.g.,  $3 \times 3$  or  $5 \times 5$  pixels).

Performance Optimization in Halide

It is used to reduce noise in images, to create a smooth, blurry effect and, above all, because it is fast and efficient, since it involves only two operations: adding and dividing.

However, we will now analyze the algorithm implemented in Halide using different strategies:

**▼ Default Serial Execution (Slow)**. Without scheduling, Halide will execute in **serial order** (one pixel at a time).

```
Var x, y;
2 Func blurx, blury;
3 blurx(x, y) = (in(x-1, y) + in(x, y) + in(x+1, y)) / 3;
5 blury(x, y) = (blurx(x, y-1) + blurx(x, y) + blurx(x, y+1)) / 3;
```

#### 2 Problems

- × No parallelism or vectorization.
- × Poor memory access patterns.
- × Slow execution.
- Parallel Execution. We can add parallelism to use multiple CPU cores:

```
blury.parallel(y);
```

# **✓** Advantages

- ✓ Halide automatically splits the work across CPU cores.
- ✓ Useful for multi-threaded execution on CPUs.
- **Wectorization (SIMD)**. Modern CPUs support **SIMD instructions** (e.g., AVX, NEON) to process multiple pixels at once:

```
blury.vectorize(x, 8);
```

#### **✓** Advantages

- ✓ Uses SIMD registers for faster execution.
- ✓ Works best for data-parallel workloads like image processing.
- Tiling for Better Cache Performance. Instead of processing the whole image at once, we divide it into smaller tiles:

```
blury.tile(x, y, xi, yi, 256, 32);
```

#### Advantages

✓ Each tile fits better in cache, reducing memory latency.

- ✓ Improves locality of reference (less cache thrashing).
- **Optimized Schedule: Combining Techniques.** We can combine multiple scheduling strategies for maximum performance:

```
// Process in 256x32 tiles
blury.tile(x, y, xi, yi, 256, 32)
// Vectorized execution
vectorize(xi, 8)
// Parallel execution across CPU cores
parallel(y);

// Compute blurx only when needed
blurx.compute_at(blury, x)
vectorize(x, 8);
```

# **✓** Advantages

- ✓ Breaks image into tiles for cache efficiency.
- ✓ Uses SIMD vectorization for fast execution.
- ✓ Runs in parallel on multiple CPU cores.
- ✓ Intermediate results (blurx) are computed only when needed.

# Trade-offs in Scheduling

But how do we choose the right scheduling? Well, we need to find a good trade-off. Different scheduling choices affect **performance trade-offs**:

Scheduling Strategy	Performance Impact
Parallel Execution Vectorization (SIMD)	Increases throughput, uses multiple cores. Improves performance on CPUs/GPUs.
Tiling	Improves cache locality, reduces memory overhead.
Compute-at Store-at	Avoids redundant computations. Reduces memory footprint but increases recomputation.

Table 12: Performance trade-offs in Scheduling.

#### **✓** Conclusion

- Scheduling is the key to performance in Halide.
- Parallel execution, vectorization, and tiling significantly improve performance.
- Halide's flexibility allows quick experimentation with different schedules.
- The right schedule depends on hardware constraints (CPU, GPU, FPGA).

#### 12.5 Introduction to HLS

**?** What is High-Level Synthesis (HLS)?

High-Level Synthesis (HLS) is a process that converts high-level software code (C/C++/Python) into hardware designs (Verilog/VHDL). It automates hardware generation, allowing developers to describe behavior in software-like code while the tool generates optimized circuits.

### **■** Traditional FPGA/ASIC Design Flow (Without HLS)

The traditional FPGA or ASIC design flow is divided into three main steps:

- 1. Write Register-Transfer Level (RTL) code in Verilog/VHDL.
- 2. Manually optimize for timing, area, power.
- 3. Run logic synthesis, place & route, and fabrication.

The main **problems** with this approach are:

- **X** Time-consuming (designing hardware manually takes months).
- **X** Error-prone (low-level bugs are hard to debug).
- **✗** Difficult to modify (small changes require rewriting RTL code). **✗**

Aspect	Traditional RTL	High-Level Synthesis	
Design Level	Low-level: gates, registers	High-level (C++, Python)	
Productivity	<b>X</b> Time-consuming	$\checkmark$ Faster development	
Optimizations	Manual pipeline and control logic	Automated scheduling	
Reusability	X Difficult to modify	$\checkmark$ Easily reusable code	
Learning Curve	Steep (hardware expertise needed)	Easier (similar to software programming)	

Table 13: Differences Between HLS and RTL-Based Hardware Design.

We can conclude that HLS allows software engineers to efficiently design hardware without deep knowledge of Verilog/VHDL.

# ✓ Why use HLS instead of traditional RTL design? Benefits of HLS

- ✓ Faster Development Cycle. Designers can write C++/Python instead of Verilog, reducing design time.
- ✓ Automated Optimizations. HLS compilers automatically optimize parallelism, pipelining, and resource allocation.
- ✓ Easier HW/SW Co-Design. Enables rapid prototyping of hardware accelerators.
- ✓ Technology Independence. The same C++ code can be compiled for different FPGA/ASIC platforms.

# Challenges of HLS

- Not all software code can be efficiently translated into hardware.
- HLS tools must explore a huge design space (parallelism, pipelining, resource constraints).
- Requires careful optimization of memory access and data flow.

#### **✓** Conclusion

- HLS translates high-level software (C/C++/Python) into hardware designs (Verilog/VHDL).
- It automates the hardware design process, reducing time and complexity.
- HLS enables software engineers to design hardware accelerators without deep RTL expertise.
- Challenges include optimizing memory access, parallelism, and scheduling.

#### 12.6 HLS Workflow

This section explains *how* HLS converts high-level code (C/C++/Python) into hardware (Verilog/VHDL) and the key steps in the HLS design flow.

#### Inputs to an HLS Compiler

To generate hardware from high-level code, an  ${\bf HLS}$  tool requires three main inputs:

- 1. **High-Level Code** (C, C++, or Python)
  - Describes the algorithm's behavior.
  - Written similarly to software but **optimized for hardware**.

#### 2. Library of Characterized Modules

- Predefined hardware building blocks (e.g., adders, multipliers, memory units).
- Helps the compiler understand available resources.

#### 3. Constraints & Optimization Directives

- Designer-defined constraints such as:
  - Area constraints (how much hardware can be used).
  - Timing constraints (desired clock speed).
  - **Memory hierarchy** (external vs. on-chip memory).
- Optional **HLS pragmas** (e.g., loop unrolling, pipelining) to fine-tune performance.

#### **?** HLS Objectives

The goal of **HLS** is to generate an efficient hardware design based on the following objectives:

- Minimize Area: Uses fewer functional units, registers, and interconnects.
- ✓ Maximize Speed: Reduces the number of clock cycles (latency) and increases throughput.
- ✓ Optimize Power: Reduces energy consumption for embedded systems.

However, the main trade-offs must be:

- Optimizing for speed  $\Rightarrow$  may increase hardware area.
- Reducing hardware area  $\Rightarrow$  may increase execution time.

# **HLS** Compilation Flow

HLS follows three main steps:

- Front-End (Parsing and IR Generation). Converts C++/Python code into an Intermediate Representation (IR). IR is similar to software compiler representations (e.g., LLVM IR). In other words, it breaks the program down into basic operations.
- Middle-End (Optimization and Scheduling). At this point, the HLS tools performed three important operations:
  - 1. It analyzes data dependencies and determines execution order.
  - 2. It performs **scheduling** (decides when each operation runs).
  - 3. It allocates hardware resources (multipliers, memory, registers).

xample 4: Scheduling Choices		
Scheduling Strategy	Impact	
As Soon As Possible	Minimizes latency, but may use more hardware.	
As Late As Possible	Reduces hardware usage, but may increase delay.	
Loop Unrolling	Increases parallelism, but requires more area.	
Pipelining	Allows overlapping computations to improve throughput.	

- Back-End (Hardware Generation). Finally, the tools made two steps:
  - 1. Converts optimized IR into Verilog/VHDL.
  - 2. Generates a Finite State Machine with Datapath (FSMD) representation.

The result is a **synthesizable hardware description** ready for FP-GA/ASIC implementation.

Therefore, a **final output** of HLS tools is:

- Verilog/VHDL code (for FPGA/ASIC synthesis).
- Datapath and Controller Design.
- Simulation files for verification.

# **✓** Conclusion

- ullet HLS automates hardware design from high-level code (C/C++/Python).
- The workflow involves parsing, optimization, scheduling, and hardware generation.
- Performance tuning requires adjusting scheduling, pipelining, and parallelism.
- $\bullet$  HLS outputs Verilog/VHDL, which can be synthesized on FPGAs/A-SICs.

# 12.7 HLS Compilation & Optimization

This section explains how High-Level Synthesis (HLS) transforms high-level code (C/C++/Python) into optimized hardware circuits and the key optimization techniques used to improve performance.

#### 

In HLS, the **software-like code is translated into hardware logic**, consisting of:

- 1. **Datapath** performs operations (e.g., arithmetic, logic).
- 2. Controller (FSM Finite State Machine) directs execution flow.

For example, the following code:

```
int add(int a, int b) {
   return a + b;
}
```

HLS compiles this into a hardware circuit that includes:

- Registers for inputs (a, b) and output (sum).
- An ALU (Adder) for computation.
- A Finite State Machine (FSM) to control execution.

#### **A** Key Optimization Techniques in HLS

HLS provides **various optimizations** to improve area, performance, and power consumption.

1. Loop Unrolling. Duplicates loop iterations to increase parallel execution. Reduces loop control overhead.

# A Problem

The following loop runs one iteration at a time (sequential):

```
for (int i = 0; i < 4; i++) {
    sum += arr[i];
}</pre>
```

#### Solution

The following iterations execute in parallel, making it  $4 \times$  faster:

```
1 #pragma HLS unroll
2 for (int i = 0; i < 4; i++) {
3     sum += arr[i];
4 }</pre>
```

2. Loop Pipelining. Allows overlapping loop iterations, improving throughput. Reduces idle time between operations.

#### A Problem

Each iteration waits for the previous one to finish (sequential):

```
for (int i = 0; i < 4; i++) {
    arr[i] = arr[i] * 2;
}</pre>
```

#### Solution

Each iteration starts before the previous one finishes, increasing speed:

```
1 #pragma HLS pipeline
2 for (int i = 0; i < 4; i++) {
3    arr[i] = arr[i] * 2;
4 }</pre>
```

3. Resource Sharing. Reuses hardware components to reduce circuit area. Trades performance for lower hardware cost.

## A Problem

Uses two separate adders, increasing area:

```
y1 = x1 + x2;

y2 = x3 + x4;
```

# Solution

Both additions use the same adder, reducing area:

```
#pragma HLS ALLOCATION instances=add limit=1
2 y1 = x1 + x2;
3 y2 = x3 + x4;
```

4. Memory Optimization. Reduces memory bottlenecks by using on-chip memory (BRAM, LUTRAM). Uses burst memory access to reduce external memory latency.

# A Problem

Each iteration accesses memory separately, slowing execution:

```
for (int i = 0; i < N; i++) {
    arr[i] = read_from_memory(i);
}</pre>
```

# Solution

Splits memory into smaller blocks, allowing parallel access:

```
#pragma HLS array_partition variable=arr type=block factor=2
for (int i = 0; i < N; i++) {
    arr[i] = read_from_memory(i);
}</pre>
```

# **⊗** Challenges in Hardware Mapping

Even with optimizations, not all code translates efficiently into hardware.

Challenge	Solution	
Too many loops (low parallelism)	Apply loop unrolling/pipelining.	
Excessive memory access	Use on-chip memory and burst mode.	
High area consumption	Enable resource sharing.	
Dependency issues in loops	Apply loop transformations.	

# **✓** Conclusion

- HLS converts high-level code into hardware logic, optimizing execution.
- Loop unrolling and pipelining improve parallelism.
- Memory and resource optimizations reduce area and latency.
- Careful scheduling is required to balance speed and resource usage.