Contents

1	PR.	$\mathbf{A}\mathbf{M}$	7				
	1.1	Prerequisites	7				
	1.2	Definition	7				
	1.3	How it works	8				
		1.3.1 Computation	8				
		1.3.2 PRAM Classificiation	8				
		1.3.3 Strengths of PRAM	9				
		1.3.4 How to compare PRAM models	9				
	1.4	MVM algorithm	11				
	1.5						
	1.6	MM algorithm	17				
	1.7	PRAM variants and Lemmas	18				
	1.8	PRAM implementation	19				
	1.9	Amdahl's and Gustafson's Laws	21				
2	Fun		24				
	2.1	Introduction	24				
		2.1.1 Simplest processor	24				
		2.1.2 Superscalar processor	25				
		2.1.3 Single Instruction, Multiple Data (SIMD) processor	26				
		2.1.4 Multi-Core Processor	26				
	2.2	Accessing Memory	27				
		2.2.1 What is a memory?	27				
		2.2.2 How to reduce processor stalls	29				
		2.2.2.1 Cache	29				
		2.2.2.2 Multi-threading	29				
9	D		32				
3							
	3.1	Implicit SPMD Program Compiler (ISPC)					
	3.2	Shared Address Space Model					
	3.3	Message Passing model of communication					
	3.4	Data-Parallel model	38				
4	Par	allel Programming Models and pthreads	40				
	4.1	How to create parallel algorithms and programs	40				
	4.2						
	4.3	v 1					
	4.4						
		4.4.1 Flynn's taxonomy					
		4.4.2 Definition	48 48				
		4.4.3 pthreads API	50				
		4.4.3.1 Creation	50				
		4.4.3.2 Termination	51				
		4.4.3.3 Joining	52				
		4.4.3.4 Detaching	53				
		4.4.3.5 Joining through Barriers	54				
		4.4.3.6 Mutexes	55				
		4.4.3.7 Condition variables	55				
		1.1.0.1 Condition (analysis)	55				

5 Op	enMP v5.2	56			
5.1	Introduction	. 56			
5.2	Basic syntax	. 58			
5.3	Work sharing	. 61			
	5.3.1 For	. 61			
	5.3.1.1 Reduction	. 66			
	5.3.2 Sections	. 68			
	5.3.3 Single/Master	. 69			
	5.3.4 Tasks	. 70			
	5.3.4.1 Task dependences	. 73			
5.4	Synchronization	. 77			
5.5	Data environment				
5.6	Memory model				
5.7	Nested Parallelism				
5.8	Cancellation				
5.9	SIMD Vectorization	. 98			
. an	TT A . 1.4	101			
	U Architecture	101			
6.1	Introduction				
6.2	GPU compute mode				
6.3	CUDA				
	6.3.1 Basics of CUDA				
	6.3.2 Memory model				
	6.3.3 NVIDIA V100 Streaming Multiprocessor (SM)				
	6.3.4 Running a CUDA program on a GPU				
	6.3.5 Implementation of CUDA abstractions				
	6.3.6 Advanced thread scheduling				
	6.3.7 Memory and Data Locality in Depth				
	6.3.8 Tiling Technique				
	6.3.8.1 Tiled Matrix Multiplication				
	6.3.8.2 Implementation Tiled Matrix Multiplication .				
	6.3.8.3 Any size matrix handling				
	6.3.9 Optimizing Memory Coalescing	. 154			
$\mathbf{C}\mathbf{U}$	TDA	163			
7.1	Introduction				
7.2	CUDA Basics				
	7.2.1 GPGPU Best Practices				
	7.2.2 Compilation				
	7.2.3 Debugging				
	7.2.4 CUDA Kernel				
7.3	Execution Model				
7.4	Querying Device Properties				
7.5	Thread hierarchy	. 183			
7.6	Memory hierarchy	. 186			
7.7	Streams				
7.8	CUDA and OpenMP or MPI	. 198			
	7.8.1 Motivations				
	7.8.2 CUDA API for Multi-GPUs	. 203			
	7.8.3 Memory Management with Multiple GPUs	. 206			

		7.8.4	Batch Processing and Cooperative Patterns with OpenMP 21	2
		7.8.5	OpenMP for heterogeneous architectures 21	
		7.8.6	MPI-CUDA applications	7
8	Mer	nory (donsistency 22	21
O	8.1	-	nce vs Consistency	_
	8.2		ion	
	8.3		tial Consistency Model	
	8.4	-	y Models with Relaxed Ordering	
	0.4	8.4.1	Allowing Reads to Move Ahead of Writes	
		8.4.2	~	
		8.4.3	Allowing writes to be reordered	
	0 =	-	Allowing all reorderings	
	8.5 8.6	_	ages Need Memory Models Too	
	0.0	8.6.1	nenting Locks	
			Introduction	
		8.6.2	Test-and-Set based lock	
		8.6.3	Test-and-Test-and-Set lock	E)
9	Hete	erogen	eous Processing 24	9
	9.1		Constrained Computing	51
	9.2	Compi	te Specialization	52
	9.3		nges of heterogeneous designs	
	9.4	Reduci	ng energy consumption	69
	.		0-	
10	Patt		27 lencies	
		-		
	10.2		l Patterns	
			Nesting Pattern	
			Parallel Control Patterns	
			Serial Data Management Patterns	
			Parallel Data Management Patterns	
	10.2		Other Parallel Patterns	
	10.5	_	attern	
			What is a Map?	
		10.3.2	Optimizations	
			10.3.2.1 Sequences of Maps	
			10.3.2.2 Code Fusion	
		10 9 9	10.3.2.3 Cache Fusion	
			Related Patterns	_
	10.4		Scaled Vector Addition (SAXPY)	
	10.4		ives operations	
			Reduce (or Reduction) Pattern	
	10 5		Scan Pattern	
	10.5		Pattern	
			What is a Gather?	
			Shift	
			Zip	
	10.6		Unzip	
	10.6	Scatter	Pattern	64

12.2 Heterogeneous parallel programming	384
12.1 Introduction to Heterogeneous Computing	
12 Heterogeneous Computing - DSLs and HLS	383
11.4 Man I autem	915
11.4 Scan Pattern	
11.3 Reduction Pattern	
11.2 Histogram Pattern	
11.1 OpenMP	
11 Parallel Patterns in OpenMP and CUDA	364
10.10.4 Communication optimizations	362
10.10.3 Cache optimizations	
10.10.2 Implementing stencil with shift	
10.10.1 What is a Stencil?	
10.10Stencil Pattern	
10.9 AoS vs. SoA	
10.8 Partitioning Data	
10.7.5 Expand	
10.7.4 Bin	
10.7.3 Unsplit	348
10.7.2 Split	347
10.7.1 What is a Pack?	344
10.7 Pack Pattern	344
10.6.2.4 Priority Scatter	
10.6.2.3 Merge Scatter	
10.6.2.2 Permutation Scatter	
10.6.2.1 Atomic Scatter	
10.6.1 What is a Scatter?	
10.0.1 What is a season	บบฯ

12 Heterogeneous Computing - DSLs and HLS

12.1 Introduction to Heterogeneous Computing

Heterogeneous Computing (or Heterogeneous Processing) refers to systems that use multiple types of processors or accelerators to handle different workloads more efficiently.

- In contrast to traditional homogeneous systems (which only use CPUs), heterogeneous systems combine different processing units such as CPUs, GPUs, DSPs, and FPGAs.
- The goal is to match the right processor to the right task, achieving higher performance and energy efficiency.

Example 1: Heterogeneous Processing

A self-driving car requires CPUs for decision-making, GPUs for image recognition, and FPGAs for real-time sensor fusion.

22 Energy-Efficient Computing Strategies

When designing a heterogeneous system, performance isn't the only goal; energy efficiency is just as critical. Given a fixed power budget, simply increasing performance without considering power constraints is inefficient. Specialized hardware (e.g., FPGAs, ASICs) achieves better performance per watt than general-purpose processors.

There are two main strategies for improving energy efficiency:

1. Use Specialized Processors. CPUs are not energy-efficient due to instruction decoding, branch handling, and pipeline management overhead. Specialized hardware (FPGAs, ASICs) reduces overhead, leading to more computations per joule.

$$\mathrm{Power} = \frac{\mathrm{Op}}{\mathrm{second}} \times \frac{\mathrm{Joules}}{\mathrm{Op}}$$

2. Minimize Data Movement. Memory access consumes more energy than computation! Optimizing data locality reduces power consumption. For example, moving computation closer to memory (e.g., using tensor core inside GPUs) significantly reduces energy cost.

12.2 Heterogeneous parallel programming

▲ Challenges of Writing Portable and Efficient Parallel Code

Writing parallel programs for heterogeneous systems is difficult due to the following reasons:

- 1. Diverse Hardware Architectures. A CPU, GPU, and FPGA all have different programming models. Code written for one hardware type may not perform well on another.
- 2. Performance vs. Productivity Trade-offs.
 - **Performance**: Low-level programming (e.g., CUDA, OpenCL, Verilog) allows fine-tuned optimizations but **is hard to program**.
 - **Productivity**: High-level abstractions (e.g., OpenMP, DSLs) improve productivity but may introduce performance overhead.
- 3. Memory Management. Different memory models (shared vs. distributed) require different optimizations. Data movement between CPU and GPU memory can be costly if not handled efficiently.
- 4. Scalability Issues. Some programs scale well on GPUs but poorly on CPUs due to synchronization and memory bandwidth limitations.

♥ The Ideal Parallel Programming Language

An ideal parallel programming model should provide a balance of:

- ✓ Performance. Optimized execution across different hardware.
- **✓ Productivity**. Easy to use and develop.
- **✓ Generality**. Works across different architectures.

However, most existing languages optimize only one or two of these factors, leading to trade-offs.

Approach	Performance	Productivity	Generality	
$\overline{ ext{CUDA/OpenCL}}$	✓ High	× Low	X Low	
OpenMP (CPU)	✓ High	✓ Medium	X Low	
MPI (Distributed)	✓ High	× Low	✓ High	
${\bf FPGA/Verilog/VHDL}$	✓ Very High	× Very Low	X Low	
High-Level Synthesis	✓ High	✓ Medium	× Low	

? Why is this important?

If we want **portable parallel programs**, we need **new high-level abstractions** like Domain-Specific Languages (DSLs), which will be covered in the next section.