

Table 5. Boot Mode Pin Strapping

SPL_MISO	ADCIN1 DIV = R2/(R1+R2) ⁽¹⁾		Dead Battery Mode	Device Configuration
	DIV MIN	DIV MAX		
1	0.00	0.18	BP_NoResponse	Safe Configuration
1	0.20	0.28	BP_WaitFor3V3_Internal	Safe Configuration
1	0.30	0.38	BP_ECWait_Internal	Infinite Wait
1	0.40	0.48	BP_WaitFor3V3_External	Safe Configuration
1	0.50	0.58	BP_ECWait_External	Infinite Wait
1	0.60	1.00	BP_NoWait	Safe Configuration
0	0.10	0.18	BP_NoResponse	Configuration 1
0	0.20	0.28	BP_NoResponse	Configuration 2
0	0.30	0.38	BP_ECWait_Internal	Infinite Wait
0	0.40	0.48	BP_NoWait	Configuration 3
0	0.50	0.58	BP_ECWait_External	Infinite Wait
0	0.60	0.68	BP_NoResponse	Configuration 4
0	0.70	0.78	BP_NoWait	Reserved
0	0.80	0.88	BP_NoResponse	Reserved
0	0.90	1.00	BP_NoWait	Configuration 5

Table 7. Device Default Configurations

Configuration	Description
Safe	Ports disabled, if powered from VBUS operates a legacy sink
Infinite Wait	Device infinitely waits in boot state for configuration information
Configuration 1	DFP only (Internal Switch) 5 V at 3-A Source capability USB Type-C Only (No PD)
Configuration 2	DFP only (Internal Switch) 45-W Source (5/9/15/20-V Output) TBT Alternate Modes not enabled DisplayPort Alternate Modes not enabled
Configuration 3	UFP only (Internal Switch) 5-20 V at 0.9 - 3.0-A Sink capability TBT Alternate Modes not enabled DisplayPort Alternate Modes not enabled
Configuration 4	DFP only (Internal Switch) 60-W Source (5/9/15/20-V Output) TBT Alternate Modes not enabled DisplayPort Alternate Modes not enabled
Configuration 5	UFP only (External Switch) 5-20 V at 0.9-3.0-A Sink capability 5 V at 3.0-A Source capability TBT Alternate Modes not enabled DisplayPort Alternate Modes not enabled

Table 6. Dead Battery Configurations

CONFIGURATION	DESCRIPTION
BP_NoResponse	No power switch is enabled and the device does not start-up until VIN_3V3 is present.
BP_WaitFor3V3_Internal	The internal power switch from VBUSx to PP_HVx is enabled for the port receiving power. The device does not continue to start-up or attempt to load device configurations until VIN_3V3 is present.
BP_WaitFor3V3_External	The external power switch from VBUSx to PP_HVx is enabled for the port receiving power. The device does not continue to start-up or attempt to load device configurations until VIN_3V3 is present.
BP_ECWait_Internal	The internal power switch from VBUSx to PP_HVx is enabled for the port receiving power. The device infinitely tries to load configuration.
BP_ECWait_External	The external power switch from VBUSx to PP_HVx is enabled for the port receiving power. The device infinitely tries to load configuration.
BP_NoWait	The device continues to start-up and attempts to load configurations while receiving power from VBUS. Once configuration is loaded the appropriate power switch is closed based on the loaded configuration.

Designed by Xavier L'Heureux
MIST Lab

Sheet: //power/USB/
File: USB.sch

Title: Portiloop

Size: USLetter Date: 2021-06-07
KiCad E.D.A. kicad 5.1.10

Rev: 1A
Id: 3/23




Table 8-3. Recommended Component Values

V _{OUT} (V)	F _{sw} (kHz)	L _{OUT} (μH)	C _{OUT(min)} (μF)	C _{OUT(max)} (μF)
1.1	600	0.68	88	142
	600	0.56	88	142
	600	0.47	88	142
1.8	580	6.8	20	66
	580	4.7	20	66
	580	3.3	20	66

Designed by Xavier L'Heureux
MIST Lab

Sheet: /power/DDR-power/
 File: DDR-power.sch

Title: Portiloop

Size: USLetter | Date: 2021-06-07
 KiCad E.D.A. kicad 5.1.10

Rev: 1A
 Id: 4/23



$$R_{SET} = \frac{1.43}{\left(\left(\frac{V_{OUT}}{0.6}\right) - 1\right)} \text{ (k}\Omega\text{)}$$

0.72V => 7.15 kΩ
0.85 => 3.432 kΩ




Table 9. Allowable Switching Frequency versus Output Voltage

SWITCHING FREQUENCY (kHz)	PVIN = 12 V			PVIN = 5 V		
	V _{OUT} RANGE (V)			V _{OUT} RANGE (V)		
	I _{OUT} ≤ 10 A	I _{OUT} ≤ 9 A	I _{OUT} ≤ 8 A	I _{OUT} ≤ 10 A	I _{OUT} ≤ 9 A	I _{OUT} ≤ 8 A
200	0.6 - 1.2	0.6 - 1.6	0.6 - 2.0	0.6 - 1.5	0.6 - 2.5	0.6 - 4.3
300	0.8 - 1.9	0.8 - 2.6	0.8 - 3.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
400	1.0 - 2.7	1.0 - 4.0	1.0 - 5.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
500	1.3 - 3.8	1.3 - 5.5	1.3 - 5.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
600	1.5 - 5.5	1.5 - 5.5	1.5 - 5.5	0.7 - 4.3	0.7 - 4.3	0.7 - 4.3
700	1.8 - 5.5	1.8 - 5.5	1.8 - 5.5	0.8 - 4.3	0.8 - 4.3	0.8 - 4.3
800	2.0 - 5.5	2.0 - 5.5	2.0 - 5.5	0.9 - 4.3	0.9 - 4.3	0.9 - 4.3
900	2.2 - 5.5	2.2 - 5.5	2.2 - 5.5	1.0 - 4.3	1.0 - 4.3	1.0 - 4.3
1000	2.5 - 5.5	2.5 - 5.5	2.5 - 5.5	1.1 - 4.3	1.1 - 4.3	1.1 - 4.3
1100	2.7 - 5.5	2.7 - 5.5	2.7 - 5.5	1.3 - 4.3	1.2 - 4.3	1.2 - 4.3
1200	3.0 - 5.5	3.0 - 5.5	3.0 - 5.5	1.4 - 4.3	1.3 - 4.3	1.3 - 4.3

Voltage output

Clock speed

Input capacitors



Output capacitors





Table 5. Required Output Capacitance

V _{OUT} RANGE (V)		MINIMUM REQUIRED C _{OUT} (μF)
MIN	MAX	
0.6	< 0.8	500 μF ⁽¹⁾
0.8	< 1.2	300 μF ⁽¹⁾
1.2	< 3.0	200 μF ⁽¹⁾
3.0	< 4.0	100 μF ⁽¹⁾
4.0	5.5	47 μF ceramic

(1) Minimum required must include at least one 47-μF ceramic capacitor.




Designed by Xavier L'Heureux
MIST Lab

Sheet: /power/VCCINT/
File: VCCINT.sch

Title: Portiloop

Size: USLetter | Date: 2021-06-07
KiCad E.D.A. kicad 5.1.10

Rev: 1A
Id: 5/23



$$R_{SET} = \frac{1.43}{\left(\left(\frac{V_{OUT}}{0.6}\right) - 1\right)} \text{ (k}\Omega\text{)}$$

0.85 => 3.432 kΩ




Table 9. Allowable Switching Frequency versus Output Voltage

SWITCHING FREQUENCY (kHz)	PVIN = 12 V			PVIN = 5 V		
	V _{OUT} RANGE (V)			V _{OUT} RANGE (V)		
	I _{OUT} ≤ 10 A	I _{OUT} ≤ 9 A	I _{OUT} ≤ 8 A	I _{OUT} ≤ 10 A	I _{OUT} ≤ 9 A	I _{OUT} ≤ 8 A
200	0.6 - 1.2	0.6 - 1.6	0.6 - 2.0	0.6 - 1.5	0.6 - 2.5	0.6 - 4.3
300	0.8 - 1.9	0.8 - 2.6	0.8 - 3.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
400	1.0 - 2.7	1.0 - 4.0	1.0 - 5.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
500	1.3 - 3.8	1.3 - 5.5	1.3 - 5.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
600	1.5 - 5.5	1.5 - 5.5	1.5 - 5.5	0.7 - 4.3	0.7 - 4.3	0.7 - 4.3
700	1.8 - 5.5	1.8 - 5.5	1.8 - 5.5	0.8 - 4.3	0.8 - 4.3	0.8 - 4.3
800	2.0 - 5.5	2.0 - 5.5	2.0 - 5.5	0.9 - 4.3	0.9 - 4.3	0.9 - 4.3
900	2.2 - 5.5	2.2 - 5.5	2.2 - 5.5	1.0 - 4.3	1.0 - 4.3	1.0 - 4.3
1000	2.5 - 5.5	2.5 - 5.5	2.5 - 5.5	1.1 - 4.3	1.1 - 4.3	1.1 - 4.3
1100	2.7 - 5.5	2.7 - 5.5	2.7 - 5.5	1.2 - 4.3	1.2 - 4.3	1.2 - 4.3
1200	3.0 - 5.5	3.0 - 5.5	3.0 - 5.5	1.4 - 4.3	1.3 - 4.3	1.3 - 4.3

Voltage output

Clock speed






Table 5. Required Output Capacitance

V _{OUT} RANGE (V)		MINIMUM REQUIRED C _{OUT} (μF)
MIN	MAX	
0.6	< 0.8	500 μF ⁽¹⁾
0.8	< 1.2	300 μF ⁽¹⁾
1.2	< 3.0	200 μF ⁽¹⁾
3.0	< 4.0	100 μF ⁽¹⁾
4.0	5.5	47 μF ceramic

(1) Minimum required must include at least one 47-μF ceramic capacitor.

Designed by Xavier L'Heureux
MIST Lab

Sheet: /power/0V85/
File: 0V85.sch

Title: Portiloop

Size: USLetter Date: 2021-06-07
KiCad E.D.A. kicad 5.1.10

Rev: 1A
Id: 6/23



$$R_{SET} = \frac{1.43}{\left(\left(\frac{V_{OUT}}{0.6}\right) - 1\right)} \text{ (k}\Omega\text{)}$$

1.8V => 715 Ω




Table 9. Allowable Switching Frequency versus Output Voltage

SWITCHING FREQUENCY (kHz)	PVIN = 12 V			PVIN = 5 V		
	V _{OUT} RANGE (V)			V _{OUT} RANGE (V)		
	I _{OUT} ≤ 10 A	I _{OUT} ≤ 9 A	I _{OUT} ≤ 8 A	I _{OUT} ≤ 10 A	I _{OUT} ≤ 9 A	I _{OUT} ≤ 8 A
200	0.6 - 1.2	0.6 - 1.6	0.6 - 2.0	0.6 - 1.5	0.6 - 2.5	0.6 - 4.3
300	0.8 - 1.9	0.8 - 2.6	0.8 - 3.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
400	1.0 - 2.7	1.0 - 4.0	1.0 - 5.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
500	1.3 - 3.8	1.3 - 5.5	1.3 - 5.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
600	1.5 - 5.5	1.5 - 5.5	1.5 - 5.5	0.7 - 4.3	0.7 - 4.3	0.7 - 4.3
700	1.8 - 5.5	1.8 - 5.5	1.8 - 5.5	0.8 - 4.3	0.8 - 4.3	0.8 - 4.3
800	2.0 - 5.5	2.0 - 5.5	2.0 - 5.5	0.9 - 4.3	0.9 - 4.3	0.9 - 4.3
900	2.2 - 5.5	2.2 - 5.5	2.2 - 5.5	1.0 - 4.3	1.0 - 4.3	1.0 - 4.3
1000	2.5 - 5.5	2.5 - 5.5	2.5 - 5.5	1.1 - 4.3	1.1 - 4.3	1.1 - 4.3
1100	2.7 - 5.5	2.7 - 5.5	2.7 - 5.5	1.3 - 4.3	1.2 - 4.3	1.2 - 4.3
1200	3.0 - 5.5	3.0 - 5.5	3.0 - 5.5	1.4 - 4.3	1.3 - 4.3	1.3 - 4.3

Voltage output

Clock speed






Table 5. Required Output Capacitance

V _{OUT} RANGE (V)		MINIMUM REQUIRED C _{OUT} (μF)
MIN	MAX	
0.6	< 0.8	500 μF ⁽¹⁾
0.8	< 1.2	300 μF ⁽¹⁾
1.2	< 3.0	200 μF ⁽¹⁾
3.0	< 4.0	100 μF ⁽¹⁾
4.0	5.5	47 μF ceramic

(1) Minimum required must include at least one 47-μF ceramic capacitor.

Designed by Xavier L'Heureux
MIST Lab

Sheet: /power/1V8/
File: 1V8.sch

Title: Portiloop

Size: USLetter | Date: 2021-06-07
KiCad E.D.A. kicad 5.1.10

Rev: 1A
Id: 7/23







Table 3. Output Filter Selection

INDUCTOR VALUE [μH] ⁽¹⁾	OUTPUT CAPACITOR VALUE [μF] ⁽²⁾			
	22	47	68	100
1.0		✓	✓	✓
1.5		✓ ⁽³⁾	✓	✓
2.2			✓	✓

- (1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by +20% and -30%.
- (2) Capacitance tolerance and bias voltage de-rating of +20% and -50% is anticipated. For capacitors with larger dc bias effect, a larger nominal value needs to be selected.
- (3) Typical application. Other check marks indicates recommended filter combinations


Designed by Xavier L'Heureux
MIST Lab

Sheet: /power/5V25/
File: 5V25.sch

Title: Portiloop

Size: USLetter Date: 2021-06-07
KiCad E.D.A. kicad 5.1.10

Rev: 1A
Id: 8/23



Soft-start setting

$$t_{SS} = V_{REF} \times (C_{SS}/I_{SS})$$



where:

t_{SS} is the soft start period.

V_{REF} is the 0.5 V reference voltage.

C_{SS} is the soft start capacitance from SS to GND.

I_{SS} is the current sourced from SS (0.9 μ A).



Designed by Xavier L'Heureux

MIST Lab

Sheet: /power/eth-power/

File: eth-power.sch

Title: Portiloop


Size: USLetter Date: 2021-06-07

KiCad E.D.A. kicad 5.1.10

Rev: 1A

Id: 9/23

1V8 (clean regulator)




Shared

$$R_{set} = V_{out} / 100\mu A$$

$$ULVO > 1.25V * (R1 / R2 + 1)$$

5V0 (clean regulator)



Designed by Xavier L'Heureux
MIST Lab

Sheet: /power/audio-power/
File: audio-power.sch

Title: Portiloop

Size: USLetter | Date: 2021-06-07
KiCad E.D.A. kicad 5.1.10

Rev: 1A
Id: 10/23



$$R_{SET} = \frac{1.43}{\left(\left(\frac{V_{OUT}}{0.6}\right) - 1\right)} \text{ (k}\Omega\text{)}$$

3.3V => 316 Ω





Table 9. Allowable Switching Frequency versus Output Voltage

SWITCHING FREQUENCY (kHz)	PVIN = 12 V			PVIN = 5 V		
	V _{OUT} RANGE (V)			V _{OUT} RANGE (V)		
	I _{OUT} ≤ 10 A	I _{OUT} ≤ 9 A	I _{OUT} ≤ 8 A	I _{OUT} ≤ 10 A	I _{OUT} ≤ 9 A	I _{OUT} ≤ 8 A
200	0.6 - 1.2	0.6 - 1.6	0.6 - 2.0	0.6 - 1.5	0.6 - 2.5	0.6 - 4.3
300	0.8 - 1.9	0.8 - 2.6	0.8 - 3.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
400	1.0 - 2.7	1.0 - 4.0	1.0 - 5.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
500	1.3 - 3.8	1.3 - 5.5	1.3 - 5.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
600	1.5 - 5.5	1.5 - 5.5	1.5 - 5.5	0.7 - 4.3	0.7 - 4.3	0.7 - 4.3
700	1.8 - 5.5	1.8 - 5.5	1.8 - 5.5	0.8 - 4.3	0.8 - 4.3	0.8 - 4.3
800	2.0 - 5.5	2.0 - 5.5	2.0 - 5.5	0.9 - 4.3	0.9 - 4.3	0.9 - 4.3
900	2.2 - 5.5	2.2 - 5.5	2.2 - 5.5	1.0 - 4.3	1.0 - 4.3	1.0 - 4.3
1000	2.5 - 5.5	2.5 - 5.5	2.5 - 5.5	1.1 - 4.3	1.1 - 4.3	1.1 - 4.3
1100	2.7 - 5.5	2.7 - 5.5	2.7 - 5.5	1.3 - 4.3	1.2 - 4.3	1.2 - 4.3
1200	3.0 - 5.5	3.0 - 5.5	3.0 - 5.5	1.4 - 4.3	1.3 - 4.3	1.3 - 4.3

Voltage output

Clock speed

Input capacitors



Output capacitors





Table 5. Required Output Capacitance

V _{OUT} RANGE (V)		MINIMUM REQUIRED C _{OUT} (μF)
MIN	MAX	
0.6	< 0.8	500 μF ⁽¹⁾
0.8	< 1.2	300 μF ⁽¹⁾
1.2	< 3.0	200 μF ⁽¹⁾
3.0	< 4.0	100 μF ⁽¹⁾
4.0	5.5	47 μF ceramic

(1) Minimum required must include at least one 47-μF ceramic capacitor.




Designed by Xavier L'Heureux
MIST Lab

Sheet: /power/SD-power/
File: SD-power.sch

Title: Portiloop

Size: USLetter Date: 2021-06-07
KiCad E.D.A. kicad 5.1.10

Rev: 1A
Id: 11/23



Soft start

$$t_{SS} = V_{REF} \times (C_{SS}/I_{SS})$$

where:

t_{SS} is the soft start period.


V_{REF} is the 0.5 V reference voltage.

C_{SS} is the soft start capacitance from SS to GND.

I_{SS} is the current sourced from SS (0.9 μ A).



ENA pullup



Designed by Xavier L'Heureux
MIST Lab

Sheet: /power/PLL-power/
File: PLL-power.sch

Title: Portiloop

Size: USLetter Date: 2021-06-07
KiCad E.D.A. kicad 5.1.10



Rev: 1A
Id: 12/23

http://academy.cba.mit.edu/classes/networking_communications/SD/SD.pdf
https://www.xilinx.com/support/documentation/user_guides/ug583-ultrascale-pcb-design.pdf#G6.483658

Protection against ESD & EMI filter

Cases: Push–Push

UHS-I timing diagrams
not available (1000 USD).
try to route under 5 cm
(approx. 300 ps, good enough)





Rev: 1A
Id: 13/23

http://academy.cba.mit.edu/classes/networking_communications/SD/SD.pdf
https://www.xilinx.com/support/documentation/user_guides/ug583-ultrascale-pcb-design.pdf#G6.483658

Protection against ESD & EMI filter

Cases: Push–Push

UHS-I timing diagrams
not available (1000 USD).
try to route under 5 cm
(approx. 300 ps, good enough)





Sheet: /SD_OS/
File: SD.sch

Size: USLetter	Date: 2021-06-07
KiCad E.D.A. kicad 5.1.10	

Rev: 1A
Id: 14/23


Routing guidelines (p. 122)

Impedance of 50 Ω to ground
Max 60 mil skew between D0..D3
Max 5 cm between Zynq & PHY and between Port & PHY
No metal under transformer



Note:
The RGZ is sufficient, but seems to be wildly less popular than PAP (& backorder) so pick the more advanced version



Power & decoupling



Crystal resonator
25 MHz \pm 50 ppm

Strap config (p. 48-50)

PHY_ADD = 0 (default)
- RX0, RX2 => floating
Autoneg disable = 0
- RX_CTRL = 0.255 VDDIO (mode 3)
Clock skew rx, tx = 0 (default)
- LED_2, LED_1, GPIO_0, GPIO_1 = floating
Mirror enable = 0 (default)
- LED_0 = floating
Resistors
9 k \pm 25% internal pull-down
Mode 3:
Vmin = 0.225 VDDIO
Vmax = 0.284 VDDIO
Rhi = 5.76k \pm 1%
Rlo = 2.49k \pm 1%



LEDs
Drive 3V3 LEDs with 1V8 control
See <https://www.ti.com/lit/ds/symlink/sn74axc4t245.pdf>?ts=1621250962336
Default meaning of LEDs:
LED0: Link established
LED1: 1000Mbps link
LED2: Activity

Designed by Xavier L'Heureux
MIST Lab




Sheet: /ethernet/
File: ethernet.sch

Title: Portiloop

Size: USLetter Date: 2021-06-07
KiCad E.D.A. kicad 5.1.10


Rev: 1A
Id: 15/23

According to wikipedia:
T: Left
R: Right
S: GND




Jack output

Power & decoupling





Mic Input - Unused



Digital I/Os

Table 21. I²C Address Format

Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	1	1	1	ADDR1	ADDR0



I2C address

Feedback LED



Designed by Xavier L'Heureux
MIST Lab

Sheet: /audio/
File: audio.sch

Title: Portiloop







Size: USLetter Date: 2021-06-07
KiCad E.D.A. kicad 5.1.10

Rev: 1A
Id: 16/23



Configuration DIP switches

Pushbuttons



LEDs

Level shifting (drive LEDs)


Designed by Xavier L'Heureux
MIST Lab

Sheet: /user-interaction/
File: user.sch

Title: Portiloop

Size: USLetter | Date: 2021-06-07
KiCad E.D.A. kicad 5.1.10


Rev: 1A
Id: 18/23



Power selection

+PWR

Buttons



JTAG connector







Table 11-1: Boot Modes

Boot Mode	Mode Pins [3:0]	Pin Location	CSU Mode	Description
PS JTAG	0000	JTAG	Slave	PSJTAG interface, PS dedicated pins.
Quad-SPI (24b)	0001	MIO[12:0]	Master	24-bit addressing (QSPI24).
Quad-SPI (32b)	0010	MIO[12:0]	Master	32-bit addressing (QSPI32).
SD0 (2.0)	0011	MIO[25:21, 16:13]	Master	SD 2.0.
NAND	0100	MIO[25:09]	Master	Requires 8-bit data bus width.
SD1 (2.0)	0101	MIO[51:43]	Master	SD 2.0.
eMMC (1.8V)	0110	MIO[22:13]	Master	eMMC version 4.5 at 1.8V.
USB0 (2.0)	0111	MIO[52:63]	Slave	USB 2.0 only.
PJTAG (MIO #0)	1000	MIO[29:26]	Slave	PJTAG connection 0 option.
PJTAG (MIO #1)	1001	MIO[15:12]	Slave	PJTAG connection 1 option.
SD1 LS (3.0)	1110	MIO[51:39]	Master	SD 3.0 with a required SD 3.0 compliant voltage level shifter.



FPGA connection



U23H
xczu2egsbva484

Could have chosen SI5340B, but out of stock everywhere

Designed by Xavier L'Heureux
MIST Lab


Sheet: /FPGA/FPGA_config/
File: FPGA_config.sch

Title: Portiloop

Size: USLetter Date: 2021-06-07
KiCad E.D.A. kicad 5.1.10


Rev: 1A
Id: 21/23

POR delay







POR delay override.
0 = Standard PL power-on delay time (recommended default).
1 = Faster PL power-on delay time.
Do not allow this pin to float before and during configuration. This pin must be tied to VCCINT or GND.

Power-up Configuration




Pull-Up During Configuration (bar) Dedicated input pin. Active-Low input enables internal pull-up resistors on the SelectIO pins after power-up and during configuration. When PUDC_B is Low, internal pull-up resistors are enabled on each SelectIO pin. When PUDC_B is High, internal pull-up resistors are disabled on each SelectIO pin. Caution! Do not allow this pin to float before and during configuration. Must be tied High or Low. PUDC_B must be tied either directly or via a $\leq 1\text{ k}\Omega$ resistor to VCCAUX or GND.


Decoupling (see page 30)



Ferrite bead: Murata BLM18SG121TN1




RTC battery



Really not sure about battery
Around 1 year capacity
=> must be able to replace
=> case will be harder to make

Power bank



VN & VP determine the SYSMON I2C address at power up
Grounded = 0x32

Table 1-11: Recommended PCB Capacitor Specifications and Placement Guidelines

Nominal Value (μF)	Case Size	Temp/Change (%)	Manufacturer	Manufacturer Part Number	Ideal Placement to FPGA/MPSoC ⁽¹⁾
330	1210	X6S	Murata	GRM32EC80E337ME05	1-4"
100	0805	X6S	Murata	GRM21BC80G107ME15	0.5-3"
47	0603	X6S	Murata	GRM188C80E476ME05	0.5-2"
10	0402	X6S	Murata	GRM155C80J106ME11D	0-1" ⁽²⁾




Designed by Xavier L'Heureux
MIST Lab

Sheet: /FPGA/FPGA_power/
File: FPGA_power.sch

Title: Portiloop

Size: USLetter Date: 2021-06-07
KiCad E.D.A. kicad 5.1.10

Rev: 1A
Id: 22/23



Note
Output capacitors (AC-coupling)
recommended by datasheet.
Not sure about effect, may need
to validate values and/or switch
to 0Ω resistors

Designed by Xavier L'Heureux
MIST Lab

Sheet: /clocks/
File: clocks.sch

Title: Portiloop

Size: USLetter Date: 2021-06-07
KiCad E.D.A. kicad 5.1.10

Rev: 1A
Id: 23/23