


Designed by Xavier L'Heureux  
MIST Lab

Sheet: //power/USB/  
File: USB.sch

**Title: Portiloop**

Size: USLetter Date: 2021-06-07  
KiCad E.D.A. kicad 5.1.10

Rev: 1A  
Id: 3/23



**Table 8-3. Recommended Component Values**

V <sub>OUT</sub> (V)	F <sub>sw</sub> (kHz)	L <sub>OUT</sub> (μH)	C <sub>OUT(min)</sub> (μF)	C <sub>OUT(max)</sub> (μF)
1.1	600	0.68	88	142
	600	0.56	88	142
	600	0.47	88	142
1.8	580	6.8	20	66
	580	4.7	20	66
	580	3.3	20	66


Designed by Xavier L'Heureux  
**MIST Lab**

Sheet: /power/DDR-power/  
 File: DDR-power.sch

**Title: Portiloop**




Size: USLetter | Date: 2021-06-07  
 KiCad E.D.A. kicad 5.1.10

**Rev: 1A**  
 Id: 4/23




SWITCHING FREQUENCY (kHz)	PVIN = 12 V			PVIN = 5 V		
	V <sub>OUT</sub> RANGE (V)			V <sub>OUT</sub> RANGE (V)		
	I <sub>OUT</sub> ≤ 10 A	I <sub>OUT</sub> ≤ 9 A	I <sub>OUT</sub> ≤ 8 A	I <sub>OUT</sub> ≤ 10 A	I <sub>OUT</sub> ≤ 9 A	I <sub>OUT</sub> ≤ 8 A
200	0.6 - 1.2	0.6 - 1.6	0.6 - 2.0	0.6 - 1.5	0.6 - 2.5	0.6 - 4.3
300	0.8 - 1.9	0.8 - 2.6	0.8 - 3.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
400	1.0 - 2.7	1.0 - 4.0	1.0 - 5.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
500	1.3 - 3.8	1.3 - 5.5	1.3 - 5.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
600	1.5 - 5.5	1.5 - 5.5	1.5 - 5.5	0.7 - 4.3	0.7 - 4.3	0.7 - 4.3
700	1.8 - 5.5	1.8 - 5.5	1.8 - 5.5	0.8 - 4.3	0.8 - 4.3	0.8 - 4.3
800	2.0 - 5.5	2.0 - 5.5	2.0 - 5.5	0.9 - 4.3	0.9 - 4.3	0.9 - 4.3
900	2.2 - 5.5	2.2 - 5.5	2.2 - 5.5	1.0 - 4.3	1.0 - 4.3	1.0 - 4.3
1000	2.5 - 5.5	2.5 - 5.5	2.5 - 5.5	1.1 - 4.3	1.1 - 4.3	1.1 - 4.3
1100	2.7 - 5.5	2.7 - 5.5	2.7 - 5.5	1.3 - 4.3	1.2 - 4.3	1.2 - 4.3
1200	3.0 - 5.5	3.0 - 5.5	3.0 - 5.5	1.4 - 4.3	1.3 - 4.3	1.3 - 4.3

**Clock speed**



V <sub>OUT</sub> RANGE (V)		MINIMUM REQUIRED C <sub>OUT</sub> (μF)
MIN	MAX	
0.6	< 0.8	500 μF <sup>(1)</sup>
0.8	< 1.2	300 μF <sup>(1)</sup>
1.2	< 3.0	200 μF <sup>(1)</sup>
3.0	< 4.0	100 μF <sup>(1)</sup>
4.0	5.5	47 uF ceramic

Rev: 1A  
Id: 5/23



$$R_{SET} = \frac{1.43}{\left(\left(\frac{V_{OUT}}{0.6}\right) - 1\right)} \text{ (k}\Omega\text{)}$$

0.85 => 3.432 kΩ



Table 9. Allowable Switching Frequency versus Output Voltage

SWITCHING FREQUENCY (kHz)	PVIN = 12 V			PVIN = 5 V		
	V <sub>OUT</sub> RANGE (V)			V <sub>OUT</sub> RANGE (V)		
	I <sub>OUT</sub> ≤ 10 A	I <sub>OUT</sub> ≤ 9 A	I <sub>OUT</sub> ≤ 8 A	I <sub>OUT</sub> ≤ 10 A	I <sub>OUT</sub> ≤ 9 A	I <sub>OUT</sub> ≤ 8 A
200	0.6 - 1.2	0.6 - 1.6	0.6 - 2.0	0.6 - 1.5	0.6 - 2.5	0.6 - 4.3
300	0.8 - 1.9	0.8 - 2.6	0.8 - 3.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
400	1.0 - 2.7	1.0 - 4.0	1.0 - 5.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
500	1.3 - 3.8	1.3 - 5.5	1.3 - 5.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
600	1.5 - 5.5	1.5 - 5.5	1.5 - 5.5	0.7 - 4.3	0.7 - 4.3	0.7 - 4.3
700	1.8 - 5.5	1.8 - 5.5	1.8 - 5.5	0.8 - 4.3	0.8 - 4.3	0.8 - 4.3
800	2.0 - 5.5	2.0 - 5.5	2.0 - 5.5	0.9 - 4.3	0.9 - 4.3	0.9 - 4.3
900	2.2 - 5.5	2.2 - 5.5	2.2 - 5.5	1.0 - 4.3	1.0 - 4.3	1.0 - 4.3
1000	2.5 - 5.5	2.5 - 5.5	2.5 - 5.5	1.1 - 4.3	1.1 - 4.3	1.1 - 4.3
1100	2.7 - 5.5	2.7 - 5.5	2.7 - 5.5	1.2 - 4.3	1.2 - 4.3	1.2 - 4.3
1200	3.0 - 5.5	3.0 - 5.5	3.0 - 5.5	1.4 - 4.3	1.3 - 4.3	1.3 - 4.3

Voltage output

Clock speed






Table 5. Required Output Capacitance

V <sub>OUT</sub> RANGE (V)		MINIMUM REQUIRED C <sub>OUT</sub> (µF)
MIN	MAX	
0.6	< 0.8	500 µF <sup>(1)</sup>
0.8	< 1.2	300 µF <sup>(1)</sup>
1.2	< 3.0	200 µF <sup>(1)</sup>
3.0	< 4.0	100 µF <sup>(1)</sup>
4.0	5.5	47 µF ceramic

(1) Minimum required must include at least one 47-µF ceramic capacitor.

Designed by Xavier L'Heureux  
MIST Lab

Sheet: /power/0V85/  
File: 0V85.sch

Title: Portiloop

Size: USLetter Date: 2021-06-07  
KiCad E.D.A. kicad 5.1.10

Rev: 1A  
Id: 6/23



$$R_{SET} = \frac{1.43}{\left(\left(\frac{V_{OUT}}{0.6}\right) - 1\right)} \text{ (k}\Omega\text{)}$$

1.8V => 715  $\Omega$




Table 9. Allowable Switching Frequency versus Output Voltage

SWITCHING FREQUENCY (kHz)	PVIN = 12 V			PVIN = 5 V		
	V <sub>OUT</sub> RANGE (V)			V <sub>OUT</sub> RANGE (V)		
	I <sub>OUT</sub> ≤ 10 A	I <sub>OUT</sub> ≤ 9 A	I <sub>OUT</sub> ≤ 8 A	I <sub>OUT</sub> ≤ 10 A	I <sub>OUT</sub> ≤ 9 A	I <sub>OUT</sub> ≤ 8 A
200	0.6 - 1.2	0.6 - 1.6	0.6 - 2.0	0.6 - 1.5	0.6 - 2.5	0.6 - 4.3
300	0.8 - 1.9	0.8 - 2.6	0.8 - 3.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
400	1.0 - 2.7	1.0 - 4.0	1.0 - 5.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
500	1.3 - 3.8	1.3 - 5.5	1.3 - 5.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
600	1.5 - 5.5	1.5 - 5.5	1.5 - 5.5	0.7 - 4.3	0.7 - 4.3	0.7 - 4.3
700	1.8 - 5.5	1.8 - 5.5	1.8 - 5.5	0.8 - 4.3	0.8 - 4.3	0.8 - 4.3
800	2.0 - 5.5	2.0 - 5.5	2.0 - 5.5	0.9 - 4.3	0.9 - 4.3	0.9 - 4.3
900	2.2 - 5.5	2.2 - 5.5	2.2 - 5.5	1.0 - 4.3	1.0 - 4.3	1.0 - 4.3
1000	2.5 - 5.5	2.5 - 5.5	2.5 - 5.5	1.1 - 4.3	1.1 - 4.3	1.1 - 4.3
1100	2.7 - 5.5	2.7 - 5.5	2.7 - 5.5	1.3 - 4.3	1.2 - 4.3	1.2 - 4.3
1200	3.0 - 5.5	3.0 - 5.5	3.0 - 5.5	1.4 - 4.3	1.3 - 4.3	1.3 - 4.3

Voltage output

Clock speed






Table 5. Required Output Capacitance

V <sub>OUT</sub> RANGE (V)		MINIMUM REQUIRED C <sub>OUT</sub> (μF)
MIN	MAX	
0.6	< 0.8	500 μF <sup>(1)</sup>
0.8	< 1.2	300 μF <sup>(1)</sup>
1.2	< 3.0	200 μF <sup>(1)</sup>
3.0	< 4.0	100 μF <sup>(1)</sup>
4.0	5.5	47 μF ceramic

(1) Minimum required must include at least one 47-μF ceramic capacitor.

Designed by Xavier L'Heureux

**MIST Lab**

Sheet: /power/1V8/

File: 1V8.sch


**Title: Portiloop**

Size: USLetter Date: 2021-06-07

KiCad E.D.A. kicad 5.1.10


**Rev: 1A**

Id: 7/23




**Feedback divider**


$$R_1 = R_2 \left( \frac{V_{OUT}}{0.8V} - 1 \right)$$



**Input capacitors**



**Output capacitors**



**Table 3. Output Filter Selection**

INDUCTOR VALUE [μH] <sup>(1)</sup>	OUTPUT CAPACITOR VALUE [μF] <sup>(2)</sup>			
	22	47	68	100
1.0		√	√	√
1.5		√ <sup>(3)</sup>	√	√
2.2			√	√

- (1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by +20% and -30%.
- (2) Capacitance tolerance and bias voltage de-rating of +20% and -50% is anticipated. For capacitors with larger dc bias effect, a larger nominal value needs to be selected.
- (3) Typical application. Other check marks indicates recommended filter combinations

Designed by Xavier L'Heureux  
**MIST Lab**

Sheet: /power/5V25/  
File: 5V25.sch

**Title: Portiloop**


Size: USLetter Date: 2021-06-07

KiCad E.D.A. kicad 5.1.10

**Rev: 1A**

Id: 8/23





### Soft-start setting

$$t_{SS} = V_{REF} \times (C_{SS}/I_{SS})$$



where:

$t_{SS}$  is the soft start period.

$V_{REF}$  is the 0.5 V reference voltage.

$C_{SS}$  is the soft start capacitance from SS to GND.

$I_{SS}$  is the current sourced from SS (0.9  $\mu$ A).



Designed by Xavier L'Heureux

**MIST Lab**

Sheet: /power/eth-power/

File: eth-power.sch


**Title: Portiloop**

Size: USLetter Date: 2021-06-07

KiCad E.D.A. kicad 5.1.10

**Rev: 1A**

Id: 9/23

[illegible]

1V8 (clean regulator)

Shared


$R_{set} = V_{out} / 100\mu A$

5V0 (clean regulator)

Designed by Xavier L'Heureux  
**MIST Lab**  
Sheet: /power/audio-power/  
File: audio-power.sch  
**Title: Portiloop**  
Size: USLetter | Date: 2021-06-07 | Rev: 1A  
KiCad E.D.A. kicad 5.1.10 | Id: 10/23

[illegible]

[illegible]

[illegible]

1V8 (clean regulator)

5V0 (clean regulator)

Shared

$R_{set} = V_{out} / 100\mu A$

$UVLO > 1.25V * (R1 / R2 + 1)$

Designed by Xavier L'Heureux  
**MIST Lab**  
Sheet: /power/audio-power/  
File: audio-power.sch  
**Title: Portiloop**  
Size: USLetter | Date: 2021-06-07 | Rev: 1A  
KiCad E.D.A. kicad 5.1.10 | Id: 10/23

1V8 (clean regulator)

5V0 (clean regulator)

Shared

$R_{set} = V_{out} / 100\mu A$

$UVLO > 1.25V * (R1 / R2 + 1)$

Designed by Xavier L'Heureux  
MIST Lab

Sheet: /power/audio-power/  
File: audio-power.sch

**Title: Portiloop**

Size: USLetter	Date: 2021-06-07	Rev: 1A
KiCad E.D.A. kicad 5.1.10		Id: 10/23

[illegible]

1V8 (clean regulator)

5V0 (clean regulator)

Shared

$R_{set} = V_{out} / 100\mu A$

$UVLO > 1.25V * (R1 / R2 + 1)$

Designed by Xavier L'Heureux  
MIST Lab

Sheet: /power/audio-power/  
File: audio-power.sch

Title: Portiloop

Size: USLetter	Date: 2021-06-07	Rev: 1A
KiCad E.D.A. kicad 5.1.10		Id: 10/23



$$R_{SET} = \frac{1.43}{\left(\left(\frac{V_{OUT}}{0.6}\right) - 1\right)} \text{ (k}\Omega\text{)}$$

3.3V => 316  $\Omega$





Table 9. Allowable Switching Frequency versus Output Voltage

SWITCHING FREQUENCY (kHz)	PVIN = 12 V			PVIN = 5 V		
	V <sub>OUT</sub> RANGE (V)			V <sub>OUT</sub> RANGE (V)		
	I <sub>OUT</sub> ≤ 10 A	I <sub>OUT</sub> ≤ 9 A	I <sub>OUT</sub> ≤ 8 A	I <sub>OUT</sub> ≤ 10 A	I <sub>OUT</sub> ≤ 9 A	I <sub>OUT</sub> ≤ 8 A
200	0.6 - 1.2	0.6 - 1.6	0.6 - 2.0	0.6 - 1.5	0.6 - 2.5	0.6 - 4.3
300	0.8 - 1.9	0.8 - 2.6	0.8 - 3.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
400	1.0 - 2.7	1.0 - 4.0	1.0 - 5.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
500	1.3 - 3.8	1.3 - 5.5	1.3 - 5.5	0.6 - 4.3	0.6 - 4.3	0.6 - 4.3
600	1.5 - 5.5	1.5 - 5.5	1.5 - 5.5	0.7 - 4.3	0.7 - 4.3	0.7 - 4.3
700	1.8 - 5.5	1.8 - 5.5	1.8 - 5.5	0.8 - 4.3	0.8 - 4.3	0.8 - 4.3
800	2.0 - 5.5	2.0 - 5.5	2.0 - 5.5	0.9 - 4.3	0.9 - 4.3	0.9 - 4.3
900	2.2 - 5.5	2.2 - 5.5	2.2 - 5.5	1.0 - 4.3	1.0 - 4.3	1.0 - 4.3
1000	2.5 - 5.5	2.5 - 5.5	2.5 - 5.5	1.1 - 4.3	1.1 - 4.3	1.1 - 4.3
1100	2.7 - 5.5	2.7 - 5.5	2.7 - 5.5	1.3 - 4.3	1.2 - 4.3	1.2 - 4.3
1200	3.0 - 5.5	3.0 - 5.5	3.0 - 5.5	1.4 - 4.3	1.3 - 4.3	1.3 - 4.3

Voltage output

Clock speed

Input capacitors



Output capacitors





Table 5. Required Output Capacitance

V <sub>OUT</sub> RANGE (V)		MINIMUM REQUIRED C <sub>OUT</sub> (μF)
MIN	MAX	
0.6	< 0.8	500 μF <sup>(1)</sup>
0.8	< 1.2	300 μF <sup>(1)</sup>
1.2	< 3.0	200 μF <sup>(1)</sup>
3.0	< 4.0	100 μF <sup>(1)</sup>
4.0	5.5	47 μF ceramic

(1) Minimum required must include at least one 47-μF ceramic capacitor.




Designed by Xavier L'Heureux  
MIST Lab

Sheet: /power/SD-power/  
File: SD-power.sch

**Title: Portiloop**

Size: USLetter | Date: 2021-06-07  
KiCad E.D.A. kicad 5.1.10

Rev: 1A  
Id: 11/23



### Soft start

$$t_{SS} = V_{REF} \times (C_{SS}/I_{SS})$$

where:

$t_{SS}$  is the soft start period.


$V_{REF}$  is the 0.5 V reference voltage.

$C_{SS}$  is the soft start capacitance from SS to GND.

$I_{SS}$  is the current sourced from SS (0.9  $\mu$ A).



### ENA pullup



Designed by Xavier L'Heureux  
**MIST Lab**

Sheet: /power/PLL-power/  
File: PLL-power.sch

**Title: Portiloop**

Size: USLetter Date: 2021-06-07  
KiCad E.D.A. kicad 5.1.10



**Rev: 1A**  
Id: 12/23

[http://academy.cba.mit.edu/classes/networking\\_communications/SD/SD.pdf](http://academy.cba.mit.edu/classes/networking_communications/SD/SD.pdf)  
[https://www.xilinx.com/support/documentation/user\\_guides/ug583-ultrascale-pcb-design.pdf#G6.483658](https://www.xilinx.com/support/documentation/user_guides/ug583-ultrascale-pcb-design.pdf#G6.483658)

Protection against ESD & EMI filter

### Cases: Push–Push

UHS-I timing diagrams  
not available (1000 USD).  
try to route under 5 cm  
(approx. 300 ps, good enough)





Rev: 1A  
Id: 13/23

[http://academy.cba.mit.edu/classes/networking\\_communications/SD/SD.pdf](http://academy.cba.mit.edu/classes/networking_communications/SD/SD.pdf)  
[https://www.xilinx.com/support/documentation/user\\_guides/ug583-ultrascale-pcb-design.pdf#G6.483658](https://www.xilinx.com/support/documentation/user_guides/ug583-ultrascale-pcb-design.pdf#G6.483658)

### Cases: Push–Push



UHS-I timing diagrams  
not available (1000 USD).  
try to route under 5 cm  
(approx. 300 ps, good enough)






Rev: 1A  
Id: 14/23

# Routing guidelines (p. 122)

Impedance of 50  $\Omega$  to ground  
Max 60 mil skew between D0..D3  
Max 5 cm between Zynq & PHY and between Port & PHY  
No metal under transformer




According to wikipedia:  
T: Left  
R: Right  
S: GND



#### Jack output

#### Power & decoupling





#### Mic Input - Unused

Table 21. I<sup>2</sup>C Address Format

Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	1	1	1	ADDR1	ADDR0

#### Digital I/Os



Designed by Xavier L'Heureux  
**MIST Lab**

Sheet: /audio/  
File: audio.sch

#### Title: Portiloop

Size: USLetter Date: 2021-06-07  
KiCad E.D.A. kicad 5.1.10


Rev: 1A  
Id: 16/23


#### I2C address


#### Feedback LED












### Power selection

+PL\_HD → +PWR

### Buttons



### JTAG connector







Table 11-1: Boot Modes

Boot Mode	Mode Pins [3:0]	Pin Location	CSU Mode	Description
PS JTAG	0000	JTAG	Slave	PSJTAG interface, PS dedicated pins.
Quad-SPI (24b)	0001	MIO[12:0]	Master	24-bit addressing (QSPI24).
Quad-SPI (32b)	0010	MIO[12:0]	Master	32-bit addressing (QSPI32).
SD0 (2.0)	0011	MIO[25:21, 16:13]	Master	SD 2.0.
NAND	0100	MIO[25:09]	Master	Requires 8-bit data bus width.
SD1 (2.0)	0101	MIO[51:43]	Master	SD 2.0.
eMMC (1.8V)	0110	MIO[22:13]	Master	eMMC version 4.5 at 1.8V.
USB0 (2.0)	0111	MIO[52:63]	Slave	USB 2.0 only.
PJTAG (MIO #0)	1000	MIO[29:26]	Slave	PJTAG connection 0 option.
PJTAG (MIO #1)	1001	MIO[15:12]	Slave	PJTAG connection 1 option.
SD1 LS (3.0)	1110	MIO[51:39]	Master	SD 3.0 with a required SD 3.0 compliant voltage level shifter.



RTC osc  
See page 173

### FPGA connection



U23H  
xczu2egsbva484

Could have chosen SI5340B, but out of stock everywhere

Designed by Xavier L'Heureux  
**MIST Lab**


Sheet: /FPGA/FPGA\_config/  
File: FPGA\_config.sch

### Title: Portiloop

Size: USLetter | Date: 2021-06-07  
KiCad E.D.A. kicad 5.1.10


Rev: 1A  
Id: 21/23

POR delay






POR delay override.  
0 = Standard PL power-on delay time  
(recommended default).  
1= Faster PL power-on delay time.  
Do not allow this pin to float before and during  
configuration. This pin must be tied to VCCINT  
or GND.

## Power-up Configuration




**Pull-Up During Configuration (bar)** Dedicated input pin. Active-Low input enables internal pull-up resistors on the SelectIO pins after power-up and during configuration. When PUDC\_B is Low, internal pull-up resistors are enabled on each SelectIO pin. When PUDC\_B is High, internal pull-up resistors are disabled on each SelectIO pin. **Caution!** Do not allow this pin to float before and during configuration. Must be tied High or Low. PUDC\_B must be tied either directly or via a  $\leq 1\text{ k}\Omega$  resistor to VCCAUX or GND.


Decoupling (see page 30)



Ferrite bead: Murata BLM18SG121TN1




RTC battery



Really not sure about battery  
Around 1 year capacity  
=> must be able to replace  
=> case will be harder  
to make

## Power bank



VN & VP determine  
the SYSMON I2C  
address at power up  
Grounded = 0x32

**Table 1-11: Recommended PCB Capacitor Specifications and Placement Guidelines**

Nominal Value (μF)	Case Size	Temp/Change (%)	Manufacturer	Manufacturer Part Number	Ideal Placement to FPGA/MPSoC <sup>(1)</sup>
330	1210	X6S	Murata	GRM32EC80E337ME05	1–4"
100	0805	X6S	Murata	GRM21BC80G107ME15	0.5–3"
47	0603	X6S	Murata	GRM188C80E476ME05	0.5–2"
10	0402	X6S	Murata	GRM155C80J106ME11D	0–1" <sup>(2)</sup>

Designed by Xavier L'Heureux  
**MIST Lab**




Sheet: /FPGA/FPGA\_power/  
File: FPGA\_power.sch

**Title:** Portiloop

Size: USLetter Date: 2021-06-07

Size: 65536	Date: 2020-07-20
KiCad E.D.A. kicad 5.1.10	

Rev: 1A  
Id: 22/23



**Note**  
Output capacitors (AC-coupling)  
recommended by datasheet.  
Not sure about effect, may need  
to validate values and/or switch  
to 0Ω resistors

Designed by Xavier L'Heureux  
**MIST Lab**

Sheet: /clocks/  
File: clocks.sch

**Title: Portiloop**

Size: USLetter Date: 2021-06-07  
KiCad E.D.A. kicad 5.1.10

**Rev: 1A**  
Id: 23/23