Enrolment No:

B)

KADI SARVA VISHWAVIDYALAYA LDRP INSTITUTE OF TECHNOLOGY AND RESEARCH, GANDHINAGAR DEPARTMENT OF ELECTRONICS AND COMMUNICATION B.E. 5th SEMESTER

MID SEMESTER EXAMINATION AUGUST-2014

Subject Code: EC-506 Branch: EC Subject: VLSI Technology and Design **Total Marks: 30** Date: 30th August 2014 Time: 08.30 to 10.00 AM **Instructions:** - All questions are compulsory. - Figures to the right indicate full marks. - Make suitable assumption, wherever necessary. Que. 1 Answer the following questions. (06)A) Write a Program in VHDL 1) Design a Full Adder using Half Adder. (Using Structural Modeling). Design All Logic Gates using selection line. (Using Behavioral Modeling). Que. 2 Answer the following questions. (12)A) Discuss VLSI design flow in detail. Draw lithography steps to fabricate N- MOS in detail. B) OR Que. 2 Answer the following questions. (12)Justify Modularity, Locality and Regularity with example. B) Draw DC model of MOSFET capacitance and explain oxide-related capacitances. Que. 3 Answer the following questions. (12)Calculate the threshold voltage for a polysilicon gate nMOS transistor with the following parameters: N_A = 2 x 10¹⁶ cm⁻³, N_D = 2 x 10¹⁹ cm⁻³, t_{ox} = 300 x 10⁻⁸ cm, and N_{ox} = 10¹⁰ cm⁻². Take kT/q = 26 mV, n_i = 1.45 x 10¹⁰ cm⁻³, q = 1.6 x 10⁻¹⁹ C, ϵ_{ox} = 3.97 x 8.85 x 10⁻¹⁴ F/cm, ϵ_{si} = 11.7 x 8.85 x 10⁻¹⁴ F/cm. Explain Band Diagram of the MOS structure, at surface Inversion. Derive the expression of Threshold Voltage. OR Que. 3 Answer the following questions. (12)With neat sketch explain gradual channel approximation and derive the equation for drain current in linear region mode.

Comparison between Constant-Field Scaling and Constant-Voltage Scaling.