B.E. Semester IV

Subject Code: - EE-405

Subject Name: - Digital Electronics

Date: - 29/10/2015

Time: - 10:30a.m to 1:30 p.m

Total Marks: - 70

Instructions:

- 1. Answer each section in separate Answer Sheet.
- 2. Use of scientific calculator is permitted.
- 3. All questions are Compulsory.
- 4. Indicate clearly, the options you attempt along with it's with respective question number.
- 5. Use the last page of main supplementary of rough work.

Section - I

- Q.1 (A) Explain BCD to Seven Segment Decoder with logic Diagram and Truth Table.
 - (B) Explain Half Subtractor and Full Subtractor with logic diagram and Truth Table.
 - (C) Explain Master-Salve J-K Flip Flop with logic diagram and Truth Table.

OF

- (C) Explain operation of Transistor Transistor Logic (TTL) with necessary diagram.
- Q.2 (A) Reduce the expression Σm (1, 5, 6, 12, 13, 14) +d (2, 4) and implement it in NOR logic.
 - (B) Do as directed:
 - 1. $(1101.101)_2 + (111.011)_2$
 - 2. (5497)₁₀ to ();
 - 3. (2A7C.30D)₁₆+(8D9.E8B)₁₆
 - 4. Multiply (2A8)₁₆ by (B6)₁₆
 - 5. $(1011011101101110)_2$ to $()_{10}$

OR

- (A) Give application of decoders, multiplexer and de-multiplexer.
- (B) What is the basic difference between synchronous and asynchronous counter? Explain four bit synchronous up counter.
- Q.3 (A) Explain 4-Input multiplexer with logic diagram and Truth Table.
 - (B) Explain X-OR and X-NOR gate with logic Symbol and truth table.

OR

- (A) With suitable example explain binary addition, subtraction, and multiplication.
- (B) Write short note on D-flip-flop.

Section - II

Q.4	(A)	Define:	5
		(1) Propagation Delay Time	
		(2) Set-up Time	
		(3) Hold Time	
		(4) Maximum Clock Frequency	
		(5) Pulse Widths	
		Explain 1-line to 8-line Demultiplexer with logic diagram and Truth Table.	5
	(C)	Explain NOR gate as Universal Gate.	5
		OR	
	(C)	What are SOP and POS forms of Boolean expressions? Explain three variables K-MAP	5
Q.5		Explain Octal to Binary Encoder with logic diagram and Truth Table	5
	(B)	State and Prove De Morgan's Theorems.	5
		OR	
		Discuss the applications of flip-flops.	5
	(B)	Classify the various modes of operation of shift registers. Explain the serial in parallel out Operation of shift register.	5
Q.6	(A)	Explain Master-Salve S-R Flip Flop with logic diagram and Truth Table	5
	(B)	Reduce the following using K-map:	5
		a. Σ m (5,6,7,9,10,11,13,14,15)	
		b. П M (1,2,3,5,6,7,8,9,12,13)	
		OR	
	(A)	Compare the CMOS and TTL logic.	5

5

(B) Discuss 4-bit buffer register using D-flip flop.

B.E. Semester IV

Subject Code: - EE-405

Subject Name: - Digital Electronics

Date: - 15/05/2014

Time:- 10:30 to 1:30

Total Marks:- 70

Instructions:

- 1. Answer each section in separate Answer Sheet.
- 2. Use of scientific calculator is permitted.
- 3. All questions are Compulsory.
- . Indicate clearly, the options you attempt along with it's with respective question number.
 - 5. Use the last page of main supplementary of rough work.

Section - I

Q.1	(A) Write short note on Master-Salve S-R Flip Flop.(B) Explain Half Subtractor and Full Subtractor.	5
	(C) What is Decoder? Draw truth table and logic diagram of 3 to 8 line Decoder	5
	OR	
	(C) What are SOP and POS forms of Boolean expressions? Explain three variables K-MAP.	5
Q.2	 (A) Explain binary addition, subtraction, and multiplication with example. (B) Define: (1)Propagation Delay Time (2) Set-up Time 	5 5
	(3) Hold Time	
	(4) Maximum Clock Frequency	
	(5) Pulse Widths	
	OR	
	(A) Realize Exclusive OR gate using NAND logic and NOR logic.	5
	(B) State and explain the triggering methods for a J-K flip flop.	5
Q.3	(A) Discuss multiplexers with suitable diagram.	5
	(B) Reduce the expression $\sum m(1,5,6,12,13,14) + d(2,4)$ and implement it in NOR logic. OR	5
	(A) Explain the Universal Gate and build up AND, OR and NOT using NAND and NOR gate.	5
	(B) Discuss the applications of flip-flops.	5
	A CONTRACTOR OF THE CONTRACTOR	

Section – II

Q.4	(A) Write short note on half adder and full adder. (B) State and Praya Do Morgan's Theorems	5
	(B) State and Prove De Morgan's Theorems.(C) Explain Octal to Binary Encoder.	5
	OR	
	(C) Classify the various modes of operation of shift registers. Explain the serial in parallel out operation of shift register.	5
Q.5	(A) Explain operation of JK flip flop using necessary schematic diagram and truth table.	5
	(B) Write Short note On S-R Flip Flop.	5
	OR	
	(A) Write short notes on Parallel in Serial out shift register.	5
	(B) Explain operation of Transistor Transistor Logic (TTL) with necessary diagram	5
Q.6	(A) Explain BCD to Seven Segment Decoder with logic Diagram and Truth Table.	5
Q.0	(B) Explain 1-line to 8-line Demultiplexer with logic diagram and Truth Table.	5
	OR	
	(A) Compare the CMOS and TTL logic.	5
	(B) What is the basic difference between synchronous and asynchronous counter? Explain four bit synchronous up counter.	5

B.E. Semester IV

Subject Code:- EE-405

Subject Name: - Digital Electronics

Date: - 08/11/2014

Time:- 10:30 to 1:30

Total Marks:-70

Instructions:

- 1. Answer each section in separate Answer Sheet.
- 2. Use of scientific calculator is permitted.
- 3. All questions are Compulsory.
- 4. Indicate clearly, the options you attempt along with it's with respective question number.
- 5. Use the last page of main supplementary of rough work.

Section - I

Q.1	(A) State and Prove De Morgan's Theorems.	5
	(B) Explain Half Subtractor and Full Subtractor with logic diagram and Truth Table	5
	(C) Write short note on Master-Salve S-R Flip Flop.	5
	OR	
	(C) Explain 4-Input multiplexer with logic diagram and Truth Table	5
Q.2	(A) Explain binary addition, subtraction, and multiplication with example.	5
	(B) What are SOP and POS forms of Boolean expressions? Explain three variables K-MAP.	5
ng as men ag	OR	
	(A) Explain X-OR and X-NOR gate with logic Symbol and truth table.	5
	(B) Draw the logic diagram and construct the truth table for each of the following expression.	5
	1. $X = A + B + \overline{CD}$ 2. $Y = (AB)(\overline{A + B}) + \overline{EF}$	
Q.3	(A) Reduce the following Expression.	5
	1. $(B+BC)(B+\bar{B}C)(B+D)$	
	2. $(\overline{A} + \overline{BC})(A\overline{B} + ABC)$	
	(B) Reduce the expression $\sum m(1,5,6,12,13,14) + d(2,4)$ and implement it in NOR logic. OR	5
	(A) Show that X-OR gate is equivalent to $A\bar{B}+\bar{A}B$ and construct the corresponding logic diagrams.	5
	(B) Discuss the applications of flip-flops.	5

Section - II

Q.4	. /	Write Short note On S-R Flip Flop. Do as directed:	5
		1. (1101.101) ₂ + (111.011) ₂ 2. (5497) ₁₀ to () ₂ 3. (2A7C.30D) ₁₆ +(8D9.E8B) ₁₆ 4. Multiply (2A8) ₁₆ by (B6) ₁₆ 5. (10110111011101) ₂ to () ₁₀	
	(C)	Compare the CMOS and TTL logic.	5
		OR	
	(C)	What is the basic difference between synchronous and asynchronous counter? Explain four bit synchronous up counter.	5
Q.5	(A) (B)	Explain Master-Salve J-K Flip Flop with logic diagram and Truth Table. Define:	5 5
		(1)Propagation Delay Time (2) Set-up Time	
		(3) Hold Time(4) Maximum Clock Frequency(5) Pulse Widths	
		OR	
	(A)	Explain Octal to Binary Encoder with logic diagram and Truth Table	5
	(B)	Explain 3-line to 8-line Decoder with logic diagram and Truth Table.	5
Q.6		Explain BCD to Seven Segment Decoder with logic Diagram and Truth Table.	5
	(B)	Explain operation of Transistor Transistor Logic (TTL) with necessary diagram.	5
	(1)	OR	-
		Explain 1-line to 8-line Demultiplexer with logic diagram and Truth Table. Classify the various modes of operation of shift registers. Explain the serial in parallel out operation of shift register.	5

B.E. SEMESTER IV EXAMINATION (MAY-2015)

Subject Code: - EE-405

Subject Name: - Digital Electronics

Date: - 07/05/2015

Time: - 10:30 am to 1:30 pm

Total Marks: - 70

Instructions:

- 1. Answer each section in separate Answer Sheet.
- 2. Use of scientific calculator is permitted.
- 3. All questions are Compulsory.
- 4. Indicate clearly, the options you attempt along with it's with respective question number.
- 5. Use the last page of main supplementary of rough work.

Section - I

Q.1	(A) Write short note on R-S Flip Flop.	5
	(B) Explain Half adder and Full Subtractor.(C) Draw truth table and logic diagram of 3 to 8 line Decoder. Give difference between Decoder And De-multiplexer.	5
	OR	
	(C) What are SOP and POS forms of Boolean expressions? Explain three variables K-MAP.	5
Q.2	 (A) Explain binary addition, subtraction, and multiplication with example. (B) Prove that: 1) A + AB = A + B 	5
	2) $AB + \overline{AC} + A\overline{B}C(AB + C) = 1$	
	3) $ABCD + AB(\overline{CD}) + (\overline{AB})CD = AB + CD$	
	4) $A\overline{B}C + B + B\overline{D} + AB\overline{D} + \overline{A}C = B + C$	
	5) Transposition Theorem	
	OR	5
	(A) Implement Boolean expression for 2 input AND gate using NAND and NOR gate.	5
	(B) State and explain the triggering methods for a J-K flip flop.	3
Q.3	(A) Discuss multiplexers with suitable diagram.	5
	(B) Reduce the expression $\sum m(1,5,6,12,13,14) + d(2,4)$ and implement it in NOR logic.	5
	OR	_
	(A) Using K-Map realize the following expression using minimum number of gates $Y = \overline{A} \overline{B} \overline{C} D + \overline{A} \overline{C} $	5
	ABCD	5
	(B) Write short note on D-flip-flop.	3

Section – II

Q.4	(A)	Write short note on half subtractor and full adder.	5
	(B)	Explain the De-Morgan Theorem with necessary truth table.	5
		Explain Octal to Binary Encoder.	5
		OR	3
	(C)	있으면 없는 사람들이 있는 사람들이 있는 것이 되었습니다. 그는 사람들이 많은 사람들이 되었습니다. 그는 사람들이 사람들이 사람들이 되었습니다. 그는 사람들이 되었습니다. 그는 사람들이 다른 사람들이 사람들이 되었습니다.	5
Q.5	(A)	Explain operation of JK flip flop using necessary schematic diagram and truth table.	5
	(B)	Explain 1-line to 8-line De-multiplexer with logic diagram and Truth Table	5
		OR Seminar of the sem	
	(A)	Convert following decimal to binary (1) 145 (2) 160	5
	(B)	Explain operation of Transistor Transistor Logic (TTL) with necessary diagram	5
Q.6	(A)	Explain BCD to Seven Segment Decoder with logic Diagram and Truth Table.	5
	(B)	Write Short note On master slave S-R Flip Flop.	5
		OR	
	(A)	Compare the CMOS and TTL logic.	5
		State and explain the triggering methods for a T- Flip Flop.	5

----ALL THE BEST----