Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Add 32-bit RISC-V support #1969

Merged
merged 1 commit into from Feb 28, 2024
Merged

Add 32-bit RISC-V support #1969

merged 1 commit into from Feb 28, 2024

Commits on Feb 27, 2024

  1. Add 32-bit RISC-V support 

    Tested with qemuriscv32 and it builds fine with all tests passed on a
qemu machine.

Signed-off-by: Khem Raj <raj.khem@gmail.com>
    @kraj
    kraj committed Feb 27, 2024
    Configuration menu
    Copy the full SHA
    a945706 View commit details
    Browse the repository at this point in the history