Release Summary

v0.6

(updated with v0.13)

```
Import["https://qtechtheory.org/questlink.m"];
CreateDownloadedQuESTEnv[];
```

This release introduces device specifications for precise simulation of real hardware devices, utilities for analytically simplifying expressions of Pauli operators, new plotting capabilities, phase gates and any-qubit general unitary gates. Be sure to check out **InsertCircuitNoise**, which is the most substantial of the device specification related functions.

Table of Contents (clickable):

New gates

DrawCircuit[], **CalcCircuitMatrix[]** and **ApplyCircuit[]** now support the multi-qubit phase gates **Ph**

? Ph

Symbol

Ph is the phase shift gate, which introduces phase factor exp(i*theta)
upon state |1...1> of the target and control qubits. The gate is the same under
different orderings of qubits, and division between control and target qubits.

DrawCircuit @ Circuit @ $Ph_{0,3,1}[\theta]$



CalcCircuitMatrix @ Circuit @ $Ph_0[\theta]$

$\{\{1, 0\}, \{0, e^{i\theta}\}\}$

CalcCircuitMatrix @ Circuit @ $Ph_{0,2,1}[\theta]$ // MatrixForm

$$\begin{pmatrix} 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & e^{i\theta} \end{pmatrix}$$

CalcCircuitMatrix @ Circuit @ $C_{1,0}[Ph_2[\theta]]$ // MatrixForm

$$\begin{pmatrix} 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & e^{i\theta} \end{pmatrix}$$

```
ψ = InitPlusState @ CreateQureg[3];
ApplyCircuit[Circuit[ Ph0,1,2[π / 3] ], ψ];
GetQuregMatrix[ψ] // MatrixForm
DestroyQureg[ψ]
```

ApplyCircuit: As of v0.8, the arguments have swapped order for consistency. Please now use ApplyCircuit[qureg, circuit].

$$\begin{pmatrix} 0.353553 + 0.\,i \\ 0.353553 + 0.\,i \\ 0.353553 + 0.\,i \\ 0.353553 + 0.\,i \\ 0.353553 + 0.\,i \\ 0.353553 + 0.\,i \\ 0.353553 + 0.\,i \\ 0.353553 + 0.\,i \end{pmatrix}$$

These functions now also support general unitaries **U** with *any* number of target and control qubits!

```
DrawCircuit @ Circuit[ U0,1,3[m] U0,2[m] C4,2[U0,1,3[m]]]
```




```
m = RandomVariate @ CircularUnitaryMatrixDistribution[8];
CalcCircuitMatrix @ Circuit[ C2[U0,3,1[m]] ] // Chop // MatrixForm
```

$$\begin{pmatrix}
1. & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 1. & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 1. & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 1. & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0.0636694 - 0.0857598\,i & -0.114891 + 0.216361\,i & 0.134751 + 0.263028\,i & \\
0 & 0 & 0 & 0 & -0.093813 - 0.358903\,i & -0.415693 + 0.285954\,i & -0.0178848 - 0.093030\,i & \\
0 & 0 & 0 & 0 & 0.449554 - 0.475629\,i & 0.054551 - 0.120357\,i & -0.189622 + 0.188322 & \\
0 & 0 & 0 & 0 & -0.181866 + 0.228505\,i & -0.117012 - 0.440743\,i & -0.232645 - 0.135312 & \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & \\
0 & 0 & 0 & 0 & 0.0732332 - 0.213912\,i & 0.18151 + 0.0781454\,i & -0.159059 + 0.0887286\,i & \\
0 & 0 & 0 & 0 & -0.232915 - 0.178029\,i & -0.0491324 + 0.364093\,i & -0.315089 - 0.440468 & \\
0 & 0 & 0 & 0 & 0.229209 + 0.285883\,i & 0.119518 + 0.325297\,i & 0.540792 - 0.0930258 & \\
0 & 0 & 0 & 0 & -0.256864 + 0.00753021\,i & -0.103323 - 0.393956\,i & 0.290228 - 0.219141\,i &
\end{pmatrix}$$

```
ψ = InitPlusState @ CreateQureg[4];
ApplyCircuit[Circuit[ C2[U0,3,1[m]] ], ψ];
GetQuregMatrix[ψ] // MatrixForm
DestroyQureg[ψ]
```

ApplyCircuit: As of v0.8, the arguments have swapped order for consistency. Please now use ApplyCircuit[qureg, circuit].

$$\begin{pmatrix} 0.25 + 0.\,i \\ 0.25 + 0.\,i \\ 0.25 + 0.\,i \\ 0.25 + 0.\,i \\ 0.25 + 0.\,i \\ 0.25 + 0.\,i \\ 0.25 + 0.\,i \\ 0.25 + 0.\,i \\ 0.25 + 0.\,i \\ 0.25 + 0.\,i \\ 0.25 + 0.\,i \\ 0.25 + 0.\,i \\ 0.25 + 0.\,i \\ 0.25 + 0.\,i \\ 0.25 + 0.\,i \\ 0.25 + 0.\,i \end{pmatrix}$$

SimplifyPaulis[]

```
? SimplifyPaulis
```

Symbol

SimplifyPaulis[expr] freezes commutation and analytically simplifies the given expression of Pauli operators, and expands it in the Pauli basis. The input expression can include sums, products, powers and non–commuting products of (subscripted) Id, X, Y and Z operators and other Mathematica symbols (including variables defined as Pauli expressions).

For example, try SimplifyPaulis[Subscript[Y,0] (a Subscript[X,0] + b Subscript[Z,0] Subscript[X,1])^3].

Be careful of performing algebra with Pauli operators outside of SimplifyPaulis[], since Mathematica may erroneously automatically commute them.

SimplifyPaulis[] simplifies and expands an expression into the basis of Pauli products.

```
SimplifyPaulis[ Y0 (a X0 + b Z0 X1)^3 ]
```

$$i\,b\left(a^2+b^2\right)X_0\,X_1 - i\,a\left(a^2-b^2\right)Z_0$$

Commutation is disabled within the argument to **SimplifyPaulis[]**, so it is safe to use multiplication (in lieu of non-commuting-multiply **):

```
SimplifyPaulis[ Y0 Z5 Z0 Y5]
```

$X_0\ X_5$

SimplifyPaulis[] can accept expressions which contain variables too (which is more impressive than it seems)!

```
σ1 = a X0 Y10 Z50 + b Y0 Z10;
σ2 = c Z0 X50 + d X10;
SimplifyPaulis[σ1 σ2 + σ1^3]
```

$$-\mathrm{i}\ b\ d\ Y_0\ Y_{10} + a\ c\ Y_0\ Y_{10}\ Y_{50} + \mathrm{i}\ b\ c\ X_0\ X_{50}\ Z_{10} + b\left(-a^2 + b^2\right) Y_0\ Z_{10} + a\left(a^2 + b^2\right) X_0\ Y_{10}\ Z_{50} - \mathrm{i}\ a\ d\ X_0\ Z_{10}\ Z_{50}$$

Note if some evaluation *must* happen outside the **SimplifyPaulis[]** environment, then be sure to use non-commuting multiply where it matters (when Pauli operators in a product target the same qubit):

```
Z0 ** Y0 ** X0 + b X0 X1
SimplifyPaulis[%]
```

$Z_0 ** Y_0 ** X_0 + b\ X_0\ X_1$

$-\mathrm{i}\ \mathrm{Id}_0 + b\ X_0\ X_1$

otherwise Mathematica will incorrectly commute the operators:

```
Z0 Y0 X0
SimplifyPaulis[%]
```

$Z_0\ Y_0\ X_0$

$\mathrm{i}\ \mathrm{Id}_0$

DrawCircuit[]

DrawCircuit[] now automatically compactifies circuits, and has been extended to additionally support drawing sub-circuits, schedules and noisy schedules (outputs of **GetCircuitSchedule[]** and **InsertCircuitNoise[]**, which are introduced later)

```
? DrawCircuit
```

Symbol

DrawCircuit[circuit] generates a circuit diagram. The circuit can contain symbolic parameters.

DrawCircuit[circuit, numQubits] generates a circuit diagram with numQubits, which can be more or less than that inferred from the circuit.

DrawCircuit[{circ1, circ2, ...}] draws the total circuit, divided into the given subcircuits. This is the output format of GetCircuitColumns[].

DrawCircuit[{{t1, circ1}, {t2, circ2}, ...}] draws the total circuit, divided into the given subcircuits, labeled by their scheduled times {t1, t2, ...}. This is the output format of GetCircuitSchedule[].

DrawCircuit[{{t1, A1,A2}, {t2, B1,B2}, ...}] draws the total circuit, divided into subcircuits {A1 A2, B1 B2, ...}, labeled by their scheduled times {t1, t2, ...}. This is the output format of InsertCircuitNoise[].

DrawCircuit accepts optional arguments Compactify, DividerStyle, SubcircuitSpacing, SubcircuitLabels, LabelDrawer and any Graphics option. For example, the fonts can be changed with 'BaseStyle –> {FontFamily –> "Arial"}'.

Existing functionality

DrawCircuit[] can draw the same circuits that **ApplyCircuit[]** can.

```
u = Circuit[ Y0 C0[X1] R[π, X0 Y1 Z2] Depol0,2[.1] M0,1,2];
DrawCircuit[u]
```



It can additionally handle arbitrary gate symbols, and symbolic parameters:

```
u = Circuit[ Rx0[θ] C1[K0,2] H1 E1 L1 L1 O1 W0 O0 R0 L0 D0];
DrawCircuit[u]
```



and overriding qubit number

```
u = C_Rest[#][X_First[#]] & /@ Subsets[Range[0, 4], {3}];
DrawCircuit[u, 7]
```



DrawCircuit[] can accept any optional argument that **Graphics[]** can, to customise the diagram.

```
u = Circuit[ Y_0 C_0[X_1] R[π, X_0 Y_1 Z_2] Depol_0,2[.1] M_0,1,2];
DrawCircuit[u,
      BaseStyle → {FontFamily → "Comic Sans MS"},
      ImageSize → 150,
      GridLines → {Range@10, Range@10},
      GridLinesStyle → Directive[Thin, Red, Dashed],
      Epilog → {Text["hello", {.5, 2}]}
]
```



New functionality

DrawCircuit[] can now draw gates with >2 target qubits, and controlled Pauli gadgets.

```
DrawCircuit @ Circuit[ U_0,1,3[m] U_1,3[m] C_3,4[Gate_0,1,2] C_0,3[R[θ, X_1 Z_4]] ]
```



DrawCircuit[] will now attempt to compact the circuit, unless disabled via **Compactify**

```
u = Circuit[ X0 Y0 U0,1 Z2 Z0 X1 Y1 K2 K3,4 X3 C0[X1] U2,3 C1[Rx3,2[θ]] U4];
DrawCircuit[u, Compactify → False]
```




```
DrawCircuit[u]
```



DrawCircuit[] can additionally handle sub-circuits, which will not be compactified together.

```
circs = {Circuit[ U0,2 Z2 X1 U0,2], Circuit[X0 K0,2 Y0 Y1], Circuit[Z0 K0,2 Y0 Y1]};
DrawCircuit[circs]
```



The dividing between subcircuits can be customised:

```
DrawCircuit[circs,
      SubcircuitSpacing → 2,
      DividerStyle → Directive[Red, Thick]]
```



Subcircuits can be used to force gate layouts:

```
u = Circuit[A₀ A₀ A₁ A₁ B₁ B₁ B₂ B₂ C₂ C₂ C₃ C₃];
```

```
DrawCircuit[u]
```




```
DrawCircuit[u, Compactify → False]
```




```
DrawCircuit[
      {u[[1 ;; 4]], u[[5 ;; 8]], u[[9 ;; 12]]},
      DividerStyle → None, SubcircuitSpacing → 0]
```



DrawCircuit[] can now even label these sub-circuits:

```
DrawCircuit[circs, SubcircuitLabels → {"a", "b", "c", "d"}]
```



and supports lots of customisation

```
DrawCircuit[circs,
      SubcircuitLabels → Range[4],
      LabelDrawer → Function[{label, x},
        Style[Text[π^label, {x + .1, 3.3}], Blue]]
]
```



Labels can be skipped using **None**, or by a shorter list. Notice how the left-most and right-most separator lines are not drawn if unlabeled!

```
DrawCircuit[circs, SubcircuitLabels → {None, "lonely"}]
```



Notice too how carefully **DrawCircuit** extends the qubit lines to meet the left-most and right-most dividers, if displayed

```
DrawCircuit[circs,
      SubcircuitLabels → {"a", "b", "c", "d"},
      SubcircuitSpacing → 3]
DrawCircuit[circs,
      SubcircuitLabels → {None, "b", "c", None},
      SubcircuitSpacing → 3]
```





DrawCircuit[] can also accept a *schedule* and will automatically display the labels as timestamps

(unless overridden). This is the output format of **GetCircuitSchedule[]**

```
DrawCircuit[{
      {t1, Circuit[ U0,2 Z2 X1 U0,2]},
      {t2, Circuit[X0 K0,2 Y0 Y1]},
      {t3, Circuit[Z0 K0,2 Y0 Y1]}
 }]
```



Final times of empty circuits are also rendered.

```
DrawCircuit[{
      {t1, Circuit[ U0,2 Z2 X1 U0,2]},
      {t2, Circuit[X0 K0,2 Y0 Y1]},
      {t3, Circuit[Z0 K0,2 Y0 Y1]},
      {t4, {}}
 }]
```



These labels are also affected by the **Graphics[]** style.

```
DrawCircuit[{
      {t1, Circuit[ U0,2 Z2 X1 U0,2]},
      {t2, Circuit[X0 K0,2 Y0 Y1]},
      {t3, Circuit[Z0 K0,2 Y0 Y1]}},
     BaseStyle → {FontFamily → "Comic Sans MS"}
]
```



DrawCircuit[] can also accept a *noisy schedule* in a similar manner. This is the output format of

InsertCircuitNoise[]

```
DrawCircuit[{
      {t1, Circuit[ U0,2 Z2 X1 U0,2], Circuit[Deph0[.1] Deph1[.1]]},
      {t2, Circuit[X0 K0,2 Y0 Y1], Circuit[Deph1[.1] Deph2[.1]]},
      {t3, Circuit[Z0 K0,2 Y0 Y1], Circuit[Deph0[.1] Deph2[.1]]},
      {t4, {}, {}}}
]
```



DrawCircuitTopology[]

DrawCircuitTopology[] draws the qubit connectivity of a circuit.

```
u = Circuit[ H0 R[θ, X1 Y2] C2[Z0] R[ϕ, X0 Y2] C0[Z1]];
DrawCircuit[u]
DrawCircuitTopology[u]
```





```
? DrawCircuitTopology
```

Symbol

DrawCircuitTopology [circuit] generates a graph plot of the qubit connectivity implied by the given circuit. The precise nature of the information plotted depends on the following options.

DrawCircuitTopology accepts optional arguments DistinguishBy, ShowLocalGates, ShowRepetitions to modify the presented graph.

DrawCircuitTopology additionally accepts DistinguishedStyles and all options of Graph[], Show[] and LineLegend[] for customising the plot aesthetic.

DrawCircuitTopology makes no distinction between canonical and custom gates:

```
DrawCircuitTopology @ Circuit[ Hi_{0,1} Hello_{1,2,3}[θ] Bye_{0,2} ]
```



How gates in the circuit are distinguished (as edges) is controlled primarily by the optional argument **DistinguishBy**. Consider example:

```
u = Circuit[R[π, Z_1 Z_2] × R[π, Z_3 Z_4] × R[π, Z_1 Z_3 Z_2] C_{0,2,4}[R[π, X_1 Y_3]]
    R[.1, Z_1 Z_2] X_0 X_0 X_0 X_1 X_2 X_3 X_0 C_0[X_1] C_1[X_0] Rx_2[.1] Rx_2[ϕ] Rx_3[ϕ] C_0[X_1]
    C_0[X_1] C_{1,2}[ U_{3,4}[ω] ] Rz_{0,1}[1] R[ϕ, X_0 Y_1 Z_2] C_{0,2,4}[R[π, X_1 Y_3]] C_{0,1,2}[X_3]];
```

```
DrawCircuit[u]
```



We demonstrate the choices of **DistinguishBy** in decreasing specificity / granularity.

DistinguishBy → "Parameters" distinguishes every unique gate (considering gate family, qubits and parameters) in the circuit into its own graph edge. This is the most granular option. Below,

notice that **$Rx_2[0.1]$** and **$Rx_2[\phi]$** are assigned separate edge colours, because they differ in parameter.

```
DrawCircuitTopology[u, DistinguishBy → "Parameters"]
```



DistinguishBy → "Qubits" distinguishes gates by only their family/symbol and targeted qubits. Notice that the **$Rx_2[0.1]$** and **$Rx_2[\phi]$** gates are merged into one edge label, though the **$Rx_3[\phi]$** gate remains separate.

```
DrawCircuitTopology[u, DistinguishBy → "Qubits"]
```



Notice too that ***R*[*π*, *Z*$_1$ *Z*$_2$]** and ***R*[*π*, *Z*$_3$ *Z*$_4$]** are given separate edge labels, since they operate upon different qubits. The label excludes the parameter ***π***, since the same gate with a different parameter would be merged with this setting.

DistinguishBy → "NumberOfQubits" distinguishes gates by only their family/symbol and the *number* of qubits they target (or are controlled by). In this example, ***R*[*π*, *Z*$_1$ *Z*$_2$]** and ***R*[*π*, *Z*$_3$ *Z*$_4$]** become the same edge, labeled ***R*[*Z*$_a$ *Z*$_b$]**.

```
DrawCircuitTopology[u, DistinguishBy → "NumberOfQubits"]
```



DistinguishBy → "Gates" distinguishes gates entirely by their family / operator form, regardless of the number of controlled or targeted qubits. For example, while a controlled and uncontrolled gate remain distinct, otherwise equivalent gates with 1 and 2 controls are labeled together. Notice that $C_{a,b,c}[X_d]$ and $C_a[X_b]$ above have been merged into the single label $C[X]$. Notice too that Pauli gadgets with differing numbers of Pauli operators remain distinct.

```
DrawCircuitTopology[u, DistinguishBy → "Gates"]
```



DistinguishBy → "Connectivity" disregards all information about a gate *except* the set of qubits it operates upon, through its control and target qubits.

```
DrawCircuitTopology[u, DistinguishBy → "Connectivity"]
```



DistinguishBy → "None" does not distinguish gates in any way. An edge will exist between a pair of qubits if they are involved together in any gate (which may include additional qubits) in

the given circuit. The example below informs us that qubit **4** was not targeted by any single-qubit gates.

```
DrawCircuitTopology[u, DistinguishBy → "None"]
```



? DistinguishBy

Symbol

Optional argument to DrawCircuitTopology to specify how gates are aggregated into graph edges and legend labels. The possible values (in order of decreasing specificity) are "Parameters", "Qubits", "NumberOfQubits", "Gates", "None", and a distinct "Connectivity" mode.
DistinguishBy –> "Parameters" assigns every unique gate (even distinguishing similar operators with different parameters) its own label.
DistinguishBy –> "Qubits" discards gate parameters, but respects target qubits, so will assign similar gates (acting on the same qubits) but with different parameters to the same label.
DistinguishBy –> "NumberOfQubits" discards gate qubit indices, but respects the number of qubits in a gate. Hence, for example, similar gates controlled on different pairs of qubits will be merged together, but not with the same gate controlled on three qubits.
DistinguishBy –> "Gates" respects only the gate type (and whether it is controlled or not), and discards all qubit and parameter information. Hence similar gates acting on different numbers of qubits will be merged to one label. This does not apply to pauli–gadget gates R, which remain distinguished for unique pauli sequences (though discarding qubit indices).
DistinguishBy –> "None" performs no labelling or distinguishing of edges.
DistinguishBy –> "Connectivity" merges all gates, regardless of type, acting upon the same set of qubits (orderless).

In the above examples, between any given pair of qubits, there was at most one edge of a certain kind/colour. This was regardless of how many times a gate of that kind was present in the circuit. We can instead opt to display *multiple* edges of a kind between qubits, to indicate repetition in the circuit, by **ShowRepetitions**.

? ShowRepetitions

Symbol

Optional argument to DrawCircuitTopology , to specify (True or False) whether repeated instances of gates (or other groups as set by DistinguishBy) in the circuit should each yield a distinct edge.
For example, if ShowRepetitions –> True and DistinguishBy –> "Qubits", then a circuit containing three C[Rz] gates between qubits 0 and 1 will produce a graph with three edges between vertices 0 and 1.

```
DrawCircuitTopology[u, ShowRepetitions → True]
```



This allows us to see, for example, that circuit **u** contained *four* **Rz** gates acting on qubit **0**.

We can furthermore exclude single-qubit gates from the graph using **ShowLocalGates -> False**

```
? ShowLocalGates
```

Symbol

Optional argument to DrawCircuitTopology , to specify (True or False)
whether single–qubit gates should be included in the plot (as single–vertex loops).

```
DrawCircuitTopology[u, ShowLocalGates → False]
```



We can customise the colour and style of the distinguished edges, using **DistinguishedStyles**. If we provide too few styles, it will simply repeat from the first.

```
DrawCircuitTopology[u, DistinguishedStyles → {
        ■, ■, ■, ■, ■, ■, Directive[Black, Thick, Dashed], ■}]
```



We can also customise and override the plot aesthetic directly, using all optional arguments for **Graph[]**, **Show[]** and **LineLegend**.

```
DrawCircuitTopology[u, ShowLocalGates → False,

    (* spread out the vertices *)
    GraphLayout → "BalloonEmbedding",

    (* override the edges between vertices 0 and 2 to be black *)
    EdgeStyle → {(0 ⟷ 2) → Black},

    (* override the shapes of edges between 0 and 3,
 and all edges to/from 4 *)
    EdgeShapeFunction → {(0 ⟷ 3) → "DashedLine", (_ ⟷ 4) → "CarvedArrow"},

    (* give vertices 0 and 1 unique shapes *)
    VertexShapeFunction → {0 → "Diamond", 1 → "Square"},
    (* and make all other vertices a polyhedron *)
    VertexShape → ,

    (* change the style of all vertex labels *)
    VertexLabelStyle → Directive[Gray, 20, FontFamily → "CMU Serif"],

    (* and the vertex labels themselves; give vertex 0 a unique label *)
    VertexLabels → {i_ → "qubit"ᵢ, 0 → Placed["ancilla₀", Above]},

    (* change the style of the legend *)
    LegendFunction → "Panel"
]
```



Notice that edges are identified using **UndirectedEdge** (shortcut: ESC u e ESC) within parenthesis, and many edges can be represented at once using concise patterns

GetCircuitColumns[]

```
? GetCircuitColumns
```

Symbol

GetCircuitColumns[circuit] divides circuit into sub–circuits of gates on unique qubits (i.e. columns), filled from the left. Flatten the result to restore an equivalent but potentially compacted Circuit.

```
u = Circuit[ T0 Y0 U0,1 Z2 Z0 H4 Y1 K2 K3,4 H3 C0[X1] U2,4 C1[Rx3,2[θ]] S3]
DrawCircuit[u, Compactify → False]
```

$\{T_0, Y_0, U_{0,1}, Z_2, Z_0, H_4, Y_1, K_2, K_{3,4}, H_3, C_0[X_1], U_{2,4}, C_1[Rx_{3,2}[\theta]], S_3\}$




```
GetCircuitColumns[u]
DrawCircuit[%]
```

$\{\{T_0, Z_2, H_4\}, \{Y_0, K_2, K_{3,4}\}, \{U_{0,1}, H_3, U_{2,4}\}, \{Z_0, Y_1\}, \{C_0[X_1]\}, \{C_1[Rx_{3,2}[\theta]]\}, \{S_3\}\}$



ViewCircuitSchedule[]

```
? ViewCircuitSchedule
```

Symbol

ViewCircuitSchedule[schedule] displays a table form of the given
circuit schedule, as output by InsertCircuitNoise[] or GetCircuitSchedule[].
ViewCircuitSchedule accepts all optional arguments of Grid[],
for example 'FrameStyle', and 'BaseStyle –> {FontFamily –> "CMU Serif"}'.

ViewCircuitSchedule is a convenient way to view the times and parameters in a circuit schedule. This is most useful for viewing the results of **GetCircuitSchedule[]** and **InsertCircuitNoise**[] as introduced later.

```
ViewCircuitSchedule[{
  {0, Circuit[ Rx2[8.5 π] ]},
  {4, Circuit[Ry0[.1] C0[Rx1[.2]]]},
  {15, Circuit[ Rx1[.3]]},
  {16, Circuit[ Ry0[.1] C0[Rx2[.4]]]}
 }]
```

time	gates
0	$Rx_2[26.7035]$
4	$Ry_0[0.1]\ C_0[Rx_1[0.2]]$
15	$Rx_1[0.3]$
16	$Ry_0[0.1]\ C_0[Rx_2[0.4]]$

It can handle symbolic expressions, and explicit specification of {{time, {active noise}, {passive noise}} ...}.

```
ViewCircuitSchedule[{
  {t0,
       {Rx_2[θ], Ry_0[ϕ]},
       {Deph_2[0.1], Depol_{0,1}[2 δ]}},
  {t0 + Δt,
       {C_0[Rx_1[0.2]]},
       {Depol_0[δ], Deph_1[δ], Deph_2[δ], Deph_3[δ], Deph_4[δ]}},
  {Exp[π^4],
       {Rx_1[0.3], Ry_0[π / 2]},
       {Deph_1[π / 10], Depol_{0,1}[α]}},
  {t3,
       {C_0[Rx_2[θ^2]]},
       {Depol_{0,2}[α]}}
 }]
```

time	active noise	passive noise
t0	$Rx_2[\theta]$ $Ry_0[\phi]$	$Deph_2[0.1]$ $Depol_{0,1}[2\,\delta]$
t0 + Δt	$C_0[Rx_1[0.2]]$	$Depol_0[\delta]$ $Deph_1[\delta]$ $Deph_2[\delta]$ $Deph_3[\delta]$ $Deph_4[\delta]$
e^{π^4}	$Rx_1[0.3]$ $Ry_0\left[\frac{\pi}{2}\right]$	$Deph_1\left[\frac{\pi}{10}\right]$ $Depol_{0,1}[\alpha]$
t3	$C_0\left[Rx_2\left[\theta^2\right]\right]$	$Depol_{0,2}[\alpha]$

ViewCircuitSchedule can be customised with all options accepted by **Grid[]**

```
ViewCircuitSchedule[{
  {t_0, Circuit[ Rx_2[8.5 π] ]},
  {t_1, Circuit[Ry_0[.1] C_0[Rx_1[.2]]]}},

 BaseStyle → {FontFamily → "Comic Sans MS"},
 FrameStyle → Blue
]
```

time	gates
t_0	Rx_2[26.7035]
t_1	Ry_0[0.1] C_0[Rx_1[0.2]]

Device specifications

A device specification is an **Association** with specific keys, which represents a realistic hardware device. It describes the gate and qubit constraints of the device, how long gates take to apply, the noise channels induced by imperfect attempts to perform each gate, and the passive noise channels on inactive qubits. A device specification can be used to transform an ideal circuit description (one compatible with perfect state-vector simulation) into a schedule of gates, and/or a realistic noisy channel description (compatible with density matrix simulation).

Device specifications can capture nuances about a hardware device like:

- qubit connectivity constraints

• supported gates, with parameter and qubit constraints
• bespoke operations, like qubit initialisation or non-canonical unitaries
• global time-dependent active and passive noise processes
• advanced noise processes like cross-talk, or channels dependent on variables updated through a circuit evaluation
• the duration to effect gates, which may be qubit or parameter dependent

Device specifications can range from very simple to very complicated, depending on the nuance of the represented hardware device. For a thorough guide on *creating* device specifications (and to understand their syntax), see **guide_creating_device_spec.nb.** Below is an example of a device spec

```
myDevSpec = Module[{Δt},
<|
    DeviceDescription → "Five funky qubits.",
    NumAccessibleQubits → 5,
    NumTotalQubits → 5,

    Aliases → {
        (* Supported gates with a general matrix description must be aliased *)
        A_q_[θ_] :→ U_q[1/√2 ({{e^(-i θ) (Cos[θ]-Sin[θ]), Cos[θ]+Sin[θ]}, {Cos[θ]+Sin[θ], e^(i θ) (-Cos[θ]+Sin[θ])}})],

        (* Aliases can resolve to a sequence of gates, including other aliases *)
        B_q1_,q2_ :→ Circuit[ A_q1[π/3] A_q2[π/3] SWAP_q1,q2 A_q1[-π/3] A_q2[-π/3] ],

        (* Aliases are useful for declaring qubit preparations (here, set a qubit to |
        Init_q_ :→ Circuit[ Damp_q[1] H_q ]
    },

    Gates → {

        (* Allow Hadamards on every qubit *)
        H_q_ :→ <|
            (* which cause a small dephasing *)
            NoisyForm → Circuit[ H_q Deph_q[.01] ],
            (* and requires a duration of 1 unit of time *)
            GateDuration → 1
        |>,

        (* Allow Rx, Ry, Rz gates (when angle in (0,π)) on every qubit *)
        (r:Rx|Ry|Rz)_q_[θ_] /; (0 < θ < π) :→ <|
            (* which causes depolarising then a small over-rotation *)
            NoisyForm → Circuit[ Depol_q[.01] r_q[θ + .01] ],
            (* and requires a duration dependent on the parameter *)
```

```
            GateDuration → θ
        |>,

        (* Allow controlling Rx gates by qubits to the right of the target *)
        C_c_[Rx_q_[θ_]] /; (q > c) :> <|
            NoisyForm → Circuit[ C_c[Rx_q[θ]] Deph_c,q[.01] ],
            GateDuration → 2 θ
        |>,

        (* Allow A (alias) gates only on even-index qubits, with parameter ≤ π/3 *)
        A_q_[θ_ /; 0 < θ ≤ π/3] /; ( EvenQ[q] ) :> <|
            NoisyForm → Circuit[ A_q[θ] Damp_q[θ/100] ],
            (* with a duration dependent on the target qubit *)
            GateDuration → 1 + q
        |>,

        (* Allow B gates only on pairs of odd and even qubit indices *)
        B_q1_,q2_ /; ( OddQ @ Abs[q1-q2] ) :> <|
            NoisyForm → Circuit[ A_q1[π/10] Depol_q1,q2[.1] B_q1,q2  ],
            GateDuration → 5
        |>,

        (* Allow perfect qubit initialisation *)
        Init_q_ :> <|
            NoisyForm → Circuit[ Init_q ],
            GateDuration → 1
        |>
    },

    DurationSymbol → Δt,
    Qubits → {
        q_ :> <|
            (* idle qubits dephase and "get A'd" depending on duration *)
            PassiveNoise → Circuit[ Deph_q[Δt/1000] A_q[Δt] ]
        |>
    }
|>];
```

A device specification is accepted by a variety of new QuESTlink facilities, which include converting a circuit into a schedule via the device's gate durations (**GetCircuitSchedule[]**), mapping a noise-free circuit to a realistic noisy circuit for density matrix simulation (**InsertCircuitNoise[]**), determining the conditions under which a candidate schedule is compatible with a device (**CheckCircuitSchedule[]**, **GetUnsupportedGates[]**) and visualising devices (**ViewDeviceSpec[]**).

ViewDeviceSpec[]

? ViewDeviceSpec

Symbol

ViewDeviceSpec[spec] displays all information about the given device specification in table form.

ViewDeviceSpec accepts all optional arguments of Grid[]

(to customise all tables), and Column[] (to customise their placement).

ViewDeviceSpec[myDevSpec]

Fields	
Number of accessible qubits	5
Number of hidden qubits	0
Number of qubits (total)	5
Duration symbol	$\triangle t$
Description	Five funky qubits.

Aliases	
Operator	Definition
$A_{q\_}[\theta\_]$	$U_q\left[\begin{pmatrix} \frac{e^{-i\theta}(\text{Cos}[\theta]-\text{Sin}[\theta])}{\sqrt{2}} & \frac{\text{Cos}[\theta]+\text{Sin}[\theta]}{\sqrt{2}} \\ \frac{\text{Cos}[\theta]+\text{Sin}[\theta]}{\sqrt{2}} & \frac{e^{i\theta}(-\text{Cos}[\theta]+\text{Sin}[\theta])}{\sqrt{2}} \end{pmatrix}\right]$
$B_{q1\_,q2\_}$	$A_{q1}\left[\frac{\pi}{3}\right]\ A_{q2}\left[\frac{\pi}{3}\right]\ \text{SWAP}_{q1,q2}\ A_{q1}\left[-\frac{\pi}{3}\right]\ A_{q2}\left[-\frac{\pi}{3}\right]$
$\text{Init}_{q\_}$	$\text{Damp}_q[1]\ H_q$

Gates			
Gate	Conditions	Noisy form	Duration ($\triangle t$)
$H_{q\_}$		$H_q\ \text{Deph}_q[0.01]$	1
$(r:\text{Rx}\mid\text{Ry}\mid\text{Rz}_{q\_})[\theta\_]$	$0<\theta<\pi$	$\text{Depol}_q[0.01]\ r_q[0.01+\theta]$	θ
$C_{c\_}[\text{Rx}_{q\_}[\theta\_]]$	$q>c$	$C_c[\text{Rx}_q[\theta]]\ \text{Deph}_{c,q}[0.01]$	$2\,\theta$
$A_{q\_}[\theta\_]$	$0<\theta\le\frac{\pi}{3}$ EvenQ[q]	$A_q[\theta]\ \text{Damp}_q\left[\frac{\theta}{100}\right]$	$1+q$
$B_{q1\_,q2\_}$	OddQ[Abs[q1 − q2]]	$A_{q1}\left[\frac{\pi}{10}\right]\ \text{Depol}_{q1,q2}[0.1]\ B_{q1,q2}$	5
$\text{Init}_{q\_}$		Init_q	1

Qubits	
Qubit	Passive noise
0	$\text{Deph}_0\left[\frac{\triangle t}{1000}\right]\ A_0[\triangle t]$
1	$\text{Deph}_1\left[\frac{\triangle t}{1000}\right]\ A_1[\triangle t]$
2	$\text{Deph}_2\left[\frac{\triangle t}{1000}\right]\ A_2[\triangle t]$
3	$\text{Deph}_3\left[\frac{\triangle t}{1000}\right]\ A_3[\triangle t]$
4	$\text{Deph}_4\left[\frac{\triangle t}{1000}\right]\ A_4[\triangle t]$

The appearence can be controlled by all options to Grid[] and Column[]

```
ViewDeviceSpec[myDevSpec,
      BaseStyle → {FontFamily → "Comic Sans MS"},
      Background → LightBlue,
      FrameStyle → White]
```

Fields	
Number of accessible qubits	5
Number of hidden qubits	0
Number of qubits (total)	5
Duration symbol	Δt
Description	Five funky qubits.

Aliases	
Operator	Definition
$A_{q\_}[\theta\_]$	$U_q\left[\begin{pmatrix} \frac{e^{-i\theta}(\text{Cos}[\theta]-\text{Sin}[\theta])}{\sqrt{2}} & \frac{\text{Cos}[\theta]+\text{Sin}[\theta]}{\sqrt{2}} \\ \frac{\text{Cos}[\theta]+\text{Sin}[\theta]}{\sqrt{2}} & \frac{e^{i\theta}(-\text{Cos}[\theta]+\text{Sin}[\theta])}{\sqrt{2}} \end{pmatrix}\right]$
$B_{q1\_,q2\_}$	$A_{q1}\left[\frac{\pi}{3}\right]\ A_{q2}\left[\frac{\pi}{3}\right]\ \text{SWAP}_{q1,q2}\ A_{q1}\left[-\frac{\pi}{3}\right]\ A_{q2}\left[-\frac{\pi}{3}\right]$
$\text{Init}_{q\_}$	$\text{Damp}_q[1]\ H_q$

Gates			
Gate	Conditions	Noisy form	Duration (Δt)
$H_{q\_}$		$H_q\ \text{Deph}_q[0.01]$	1
$\left(r:\text{Rx}\mid\text{Ry}\mid\text{Rz}_{q\_}\right)[\theta\_]$	$0<\theta<\pi$	$\text{Depol}_q[0.01]\ r_q[0.01+\theta]$	θ
$C_{c\_}[\text{Rx}_{q\_}[\theta\_]]$	$q>c$	$C_c[\text{Rx}_q[\theta]]\ \text{Deph}_{c,q}[0.01]$	$2\,\theta$
$A_{q\_}[\theta\_]$	$0<\theta\le\frac{\pi}{3}$ EvenQ[q]	$A_q[\theta]\ \text{Damp}_q\left[\frac{\theta}{100}\right]$	$1+q$
$B_{q1\_,q2\_}$	OddQ[Abs[q1 − q2]]	$A_{q1}\left[\frac{\pi}{10}\right]\ \text{Depol}_{q1,q2}[0.1]\ B_{q1,q2}$	5
$\text{Init}_{q\_}$		Init_q	1

Qubits	
Qubit	Passive noise
0	$\text{Deph}_0\left[\frac{\Delta t}{1000}\right]\ A_0[\Delta t]$
1	$\text{Deph}_1\left[\frac{\Delta t}{1000}\right]\ A_1[\Delta t]$
2	$\text{Deph}_2\left[\frac{\Delta t}{1000}\right]\ A_2[\Delta t]$
3	$\text{Deph}_3\left[\frac{\Delta t}{1000}\right]\ A_3[\Delta t]$
4	$\text{Deph}_4\left[\frac{\Delta t}{1000}\right]\ A_4[\Delta t]$

Individual **Grid**s can also be directly accessed

ViewDeviceSpec[myDevSpec][[1, 1]]

Fields	
Number of accessible qubits	5
Number of hidden qubits	0
Number of qubits (total)	5
Duration symbol	△t
Description	Five funky qubits.

CheckDeviceSpec[]

? CheckDeviceSpec

Symbol

CheckDeviceSpec[spec] checks that the given device specification
satisfies a set of validity requirements, returning True if so, otherwise reporting
a specific error. This is a useful debugging tool when creating a device
specification, though a result of True does not gaurantee the spec is valid.

CheckDeviceSpec[myDevSpec]

CheckDeviceSpec: Aliases must be a list of DelayedRule, each pointing to a Circuit (or a list of operators).

False

CheckDeviceSpec @ <||>

CheckDeviceSpec: Specification is missing the required key: DeviceDescription.

False

GetCircuitSchedule[]

? GetCircuitSchedule

Symbol

GetCircuitSchedule[circuit, spec] divides circuit into sub–circuits of simultaneously–applied gates
(filled from the left), and assigns each a start–time based on the duration of the slowest gate
according to the given device specification. The returned structure is {{t1, sub–circuit1}, {t2,
sub–circuit2}, ...}, which can be given directly to DrawCircuit[] or ViewCircuitSchedule[].
GetCircuitSchedule[subcircuits, spec] uses the given division (lists of circuits), assumes the
gates in each can be performed simultaneously, and performs the same scheduling.
GetCircuitSchedule accepts optional argument ReplaceAliases.
GetCircuitSchedule will take into consideration
gates with durations dependent on their scheduled start time.

GetCircuitSchedule can infer what gates can be done simultaneously (by acting on different qubits), and consult their duration in the hardware configuration, to create a schedule of gate columns. The schedule waits for the slowest gate within each sub-circuit to be completed.

```
u =
  Circuit[ Rx2[π / 3.] A0[.1] B0,3 Ry0[.1] C0[Rx1[.2]] Rx1[.3] Ry0[π / 2] C0[Rx2[.4]]];
GetCircuitSchedule[u, myDevSpec]

ViewCircuitSchedule[%]
DrawCircuit[%%]
```

$$\left\{\{0, \{Rx_2[1.0472], A_0[0.1]\}\}, \left\{1.0472, \left\{B_{0,3}\right\}\right\}, \{6.0472, \{Ry_0[0.1]\}\}, \{6.1472, \{C_0[Rx_1[0.2]]\}\}, \left\{6.5472, \left\{Rx_1[0.3], Ry_0\left[\frac{\pi}{2}\right]\right\}\right\}, \{8.11799, \{C_0[Rx_2[0.4]]\}\}, \{8.91799, \{\}\}\right\}$$

time	gates
0	$Rx_2[1.0472]$ $A_0[0.1]$
1.0472	$B_{0,3}$
6.0472	$Ry_0[0.1]$
6.1472	$C_0[Rx_1[0.2]]$
6.5472	$Rx_1[0.3]$ $Ry_0\left[\frac{\pi}{2}\right]$
8.11799	$C_0[Rx_2[0.4]]$
8.91799	



The parameters, and hence resulting durations (depending on the hardware), can be symbolic!

```
GetCircuitSchedule[
      Circuit[ C1[Rx2[5 θ]] C0[Rx1[β]] Ry0[π / 2] C0[Rx2[.4]]],
      myDevSpec
 ];
ViewCircuitSchedule[%]
DrawCircuit[%%, SubcircuitSpacing → 2]
```

time	gates
0	$C_1[Rx_2[5\,\theta]]$
$10\,\theta$	$C_0[Rx_1[\beta]]$
$2\,\beta + 10\,\theta$	$Ry_0\left[\frac{\pi}{2}\right]$
$\frac{\pi}{2} + 2\,\beta + 10\,\theta$	$C_0[Rx_2[0.4]]$
$2.3708 + 2\,\beta + 10\,\theta$	



GetCircuitSchedule[] can also accept pre-divided sub-circuits, and assumes the gates in each can be done simultaneously.

```
GetCircuitSchedule[{
   Circuit[ Rx2[π / 3] A0[.1] ],
   Circuit[Ry0[.1] C0[Rx1[.2]]],
   Circuit[ Rx1[.3] B0,3],
   Circuit[ Ry0[π / 2] C0[Rx2[.4]]]},
      myDevSpec
 ];
DrawCircuit[%]
```



Notice **GetCircuitSchedule[]** kept the device specification's custom alias gates, **A** and **B**, in their symbolic form. To substitute these gates with their form in the canonical gate basis, use **ReplaceAliases**.

```
u = Circuit[ Rx2[π / 3] A0[.1] B0,3 Ry0[.1] C0[Rx1[.2]] Rx1[.3] Ry0[π / 2] C0[Rx2[.4]]];
s = GetCircuitSchedule[u, myDevSpec, ReplaceAliases → True];
ViewCircuitSchedule[s]
DrawCircuit[s]
```

time	gates
0	$Rx_2\left[\frac{\pi}{3}\right]\ U_0\left[\begin{pmatrix} 0.629819 - 0.0631927\,i & 0.774167 \\ 0.774167 & -0.629819 - 0.0631927\,i \end{pmatrix}\right]$
$\frac{\pi}{3}$	$U_0\left[\begin{pmatrix} \frac{\left(\frac{1}{2}-\frac{\sqrt{3}}{2}\right) e^{-\frac{i\pi}{3}}}{\sqrt{2}} & \frac{\frac{1}{2}+\frac{\sqrt{3}}{2}}{\sqrt{2}} \\ \frac{\frac{1}{2}+\frac{\sqrt{3}}{2}}{\sqrt{2}} & \frac{\left(-\frac{1}{2}+\frac{\sqrt{3}}{2}\right) e^{\frac{i\pi}{3}}}{\sqrt{2}} \end{pmatrix}\right]\ U_3\left[\begin{pmatrix} \frac{\left(\frac{1}{2}-\frac{\sqrt{3}}{2}\right) e^{-\frac{i\pi}{3}}}{\sqrt{2}} & \frac{\frac{1}{2}+\frac{\sqrt{3}}{2}}{\sqrt{2}} \\ \frac{\frac{1}{2}+\frac{\sqrt{3}}{2}}{\sqrt{2}} & \frac{\left(-\frac{1}{2}+\frac{\sqrt{3}}{2}\right) e^{\frac{i\pi}{3}}}{\sqrt{2}} \end{pmatrix}\right]$ $SWAP_{0,3}\ U_0\left[\begin{pmatrix} \frac{\left(\frac{1}{2}+\frac{\sqrt{3}}{2}\right) e^{\frac{i\pi}{3}}}{\sqrt{2}} & \frac{\frac{1}{2}-\frac{\sqrt{3}}{2}}{\sqrt{2}} \\ \frac{\frac{1}{2}-\frac{\sqrt{3}}{2}}{\sqrt{2}} & \frac{\left(-\frac{1}{2}-\frac{\sqrt{3}}{2}\right) e^{-\frac{i\pi}{3}}}{\sqrt{2}} \end{pmatrix}\right]\ U_3\left[\begin{pmatrix} \frac{\left(\frac{1}{2}+\frac{\sqrt{3}}{2}\right) e^{\frac{i\pi}{3}}}{\sqrt{2}} & \frac{\frac{1}{2}-\frac{\sqrt{3}}{2}}{\sqrt{2}} \\ \frac{\frac{1}{2}-\frac{\sqrt{3}}{2}}{\sqrt{2}} & \frac{\left(-\frac{1}{2}-\frac{\sqrt{3}}{2}\right) e^{-\frac{i\pi}{3}}}{\sqrt{2}} \end{pmatrix}\right]$
$5+\frac{\pi}{3}$	$Ry_0[0.1]$
6.1472	$C_0[Rx_1[0.2]]$
6.5472	$Rx_1[0.3]\ Ry_0\left[\frac{\pi}{2}\right]$
8.11799	$C_0[Rx_2[0.4]]$
8.91799	



Naturally the input circuit must be compatible with the given hardware specification.

CheckCircuitSchedule

```
? CheckCircuitSchedule
```

Symbol

CheckCircuitSchedule[{{t1, circ1}, {t2, circ2}, ...}, spec] checks whether the given schedule of sub–circuits is compatible with the device specification, can be made compatible, or else if it prescribes overlapping sub–circuit execution (regardless of targeted qubits). Times and gate parameters can be symbolic. All gates in a sub–circuit are assumed applicable simultaneously, even if they target overlapping qubits.

CheckCircuitSchedule returns False if the (possibly symbolic) times cannot possibly be monotonic, nor admit a sufficient duration for any sub–circuit.

CheckCircuitSchedule returns True if the schedule is valid for any assignment of the times and gate parameters.

CheckCircuitSchedule returns a list of symbolic conditions which must be simultaneously satisfied for the schedule to be valid, if it cannot determine so absolutely. These conditions include constraints of both motonicity and duration.

CheckCircuitSchedule will take into consideration gates with durations dependent on their scheduled start time, and circuit variables.

CheckCircuitSchedule compares the time needed to execute each sub-circuit (per the slowest gate within) to the time between scheduled sub-circuits.

```
CheckCircuitSchedule[{
      {0, Circuit[Rx₁[.1] Ry₀[.1] A₀[.1]]},
      {20, Circuit[C₀[Rx₁[5]]]},
      {40, {Rx₁[0.3], Ry₀[0.1]}},
      {60, {C₀[Rx₂[0.4`]]}}},
 myDevSpec]
```

```
True
```

```
CheckCircuitSchedule[{
      {0, Circuit[Rx₁[.1] Ry₀[.1]]},
      {10, Circuit[C₀[Rx₁[5]]]},
      {12, {Rx₁[0.3], Ry₀[0.1]}},
  (* insufficient time for previous C₀[Rx₁[5]] *)
      {60, {C₀[Rx₂[0.4`]]}}},
 myDevSpec]
```

InsertCircuitNoise: The given circuit schedule allocated insufficient time for a column's slowest gate to execute. If this is intentional, silence this warning with Quiet[].

```
False
```

Naturally, **GetCircuitSchedule** returns a valid schedule.

```
u = Circuit[ Rx2[π / 10] Ry0[.1] C0[Rx1[β]] Rx1[π / 20] Ry0[π / 2] C0[Rx2[.4]]];
s = GetCircuitSchedule[u, myDevSpec];
CheckCircuitSchedule[s, myDevSpec]
```

```
True
```

CheckCircuitSchedule can accept both symbolic sub-circuit times *and* parameters. In the event that this does not unambiguously decide the schedule validity, **CheckCircuitSchedule** returns a list of symbolic conditions which must be simultaneously satisfied for the schedule to be valid. This includes consideration that the input schedule is real valued and monotonically increasing. Furthermore, unless reported by an error, it is the *only* solution!

```
CheckCircuitSchedule[{
      {a, Circuit[Rx1[π / 3] Ry0[.1]]},
      {b, Circuit[C0[Rx1[β]]]},
      {c, Circuit[Rx1[0.3] Ry0[.1]]},
      {d, Circuit[C0[Rx2[0.4]]]}},
 myDevSpec]
```

```
{3 a + π ≤ 3 b, b + 2 β ≤ c, 0.3 + c ≤ d}
```

There are many ways a nominated schedule can be invalid. **CheckCircuitSchedule**[] has comprehensive input validation...

Validation

A sub-circuit might include an unsupported gate..

```
badgate = C1[Rx0[θ]];

CheckCircuitSchedule[{
      {0, Circuit[badgate Ry0[.1]]},
      {100, Circuit[C0[Rx1[β]]]},
      {400, {Rx1[0.3], Ry0[0.1]}},
      {1000, {C0[Rx2[0.4]]}}},
 myDevSpec]
```

```
••• InsertCircuitNoise: Encountered gate C1[Rx0[θ]] which is not supported by the given device specification. Note this
      may be due to preceding gates, if the spec contains constraints which depend on dynamic
      variables. See ?GetUnsupportedGates.
```

```
$Failed
```

or the schedule contain complex or negative numbers..

```
badtime = 3 + i;
CheckCircuitSchedule[{
       {0, Circuit[Rx₁[.1] Ry₀[.1]]},
       {badtime, Circuit[C₀[Rx₁[β]]]},
       {400, {Rx₁[0.3], Ry₀[0.1]}},
       {1000, {C₀[Rx₂[0.4]]}}},
 myDevSpec]
```

CheckCircuitSchedule: The given schedule times are not motonically increasing, nor can be for any assignment of symbols, or they are not real and positive.

```
$Failed
```

```
badtime = -1;
CheckCircuitSchedule[{
       {badtime, Circuit[Rx₁[.1] Ry₀[.1]]},
       {100, Circuit[C₀[Rx₁[β]]]},
       {400, {Rx₁[0.3], Ry₀[0.1]}},
       {1000, {C₀[Rx₂[0.4]]}}},
 myDevSpec]
```

CheckCircuitSchedule: The given schedule times are not motonically increasing, nor can be for any assignment of symbols, or they are not real and positive.

```
$Failed
```

The schedule times might not be monotonically increasing...

```
CheckCircuitSchedule[{
       {0, Circuit[Rx₁[.1] Ry₀[.1]]},
       {100, Circuit[C₀[Rx₁[β]]]},
       {50, {Rx₁[0.3], Ry₀[0.1]}},
       {30, {C₀[Rx₂[0.4]]}}},
 myDevSpec]
```

CheckCircuitSchedule: The given schedule times are not motonically increasing, nor can be for any assignment of symbols, or they are not real and positive.

```
$Failed
```

```
CheckCircuitSchedule[{
       {t1, Circuit[Rx₁[.1] Ry₀[.1]]},
       {50, Circuit[C₀[Rx₁[β]]]},
       {t2, {Rx₁[0.3`], Ry₀[0.1]}},
       {10, {C₀[Rx₂[0.4`]]}}},
 myDevSpec]
```

CheckCircuitSchedule: The given schedule times are not motonically increasing, nor can be for any assignment of symbols, or they are not real and positive.

```
$Failed
```

or their may exist no real assignments of the symbolic times that admit them to be monotonically increasing.

```
CheckCircuitSchedule[{
      {2 t1, Circuit[Rx₁[.1] Ry₀[.1]]},
      {50, Circuit[C₀[Rx₁[β]]]},
      {t1 / 3, {Rx₁[0.3`], Ry₀[0.1`]}},
      {100, {C₀[Rx₂[0.4`]]}}},
 myDevSpec]
```

CheckCircuitSchedule: The given schedule times are not motonically increasing, nor can be for any assignment of symbols, or they are not real and positive.

```
$Failed
```

GetUnsupportedGates[]

GetUnsupportedGates is a helpful debugging function to determine why a circuit(s) or schedule is incompatible with a given hardware specification.

```
? GetUnsupportedGates
```

Symbol

GetUnsupportedGates[circuit, spec] returns a list of the gates in circuit which either on non–existent qubits or are not present in or satisfy the gate rules in the device specification. The circuit can contain symbolic parameters, though if it cannot be inferred that the parameter satisfies a gate condition, the gate is assumed unsupported.

GetUnsupportedGates[{circ1, circ2, ...}, spec] returns the unsupported gates in each subcircuit, as separate lists.

GetUnsupportedGates[{{t1, circ1}, {t2, circ2}, ...}, spec] ignores the times in the schedule and returns the unsupported gates in each subcircuit, as separate lists.

```
ViewDeviceSpec[myDevSpec][[1, 3]]
```

Gates			
Gate	Conditions	Noisy form	Duration (Δt)
$H_{q\_}$		H_q $Deph_q[0.01]$	1
$(r : Rx \mid Ry \mid Rz_{q\_})[\theta\_]$	$0 < \theta < \pi$	$Depol_q[0.01]$ $r_q[0.01 + \theta]$	θ
$C_{c\_}[Rx_{q\_}[\theta\_]]$	q > c	$C_c[Rx_q[\theta]]$ $Deph_{c,q}[0.01]$	$2\,\theta$
$A_{q\_}[\theta\_]$	$0 < \theta \leq \frac{\pi}{3}$ EvenQ[q]	$A_q[\theta]$ $Damp_q[\frac{\theta}{100}]$	1 + q
$B_{q1\_,q2\_}$	OddQ[Abs[q1 − q2]]	$A_{q1}[\frac{\pi}{10}]$ $Depol_{q1,q2}[0.1]$ $B_{q1,q2}$	5
$Init_{q\_}$		$Init_q$	1

```
u = Circuit[
    X3 A0[θ] C0[A2[π]] Rx2[8.5 π] Ry0[.1] C1[Ry0[.1]] ×
      C0[Rx1[.2]] Rx1[.3] Ry0[π / 2] C0[Rx2[.4]] Ry0[α]];
GetUnsupportedGates[u, myDevSpec]
```

$$\{X_3, A_0[\theta], C_0[A_2[\pi]], Rx_2[26.7035], Ry_0[\alpha]\}$$

Notice that $A_0[\theta]$ is flagged as unsupported, since it cannot yet be known that $\theta < \pi/3$

GetUnsupportedGates can accept sub-circuits, returning the unsupported gates in each:

```
GetUnsupportedGates[{
  Circuit[ Rx2[8.5 π] Rz0[ϕ] ],
  Circuit[Ry1[.1] C0[Rx1[.2]]],
  Circuit[ Rx0[.3]],
  Circuit[ Ry0[3 π / 2] C0[Rx2[.4]]]},
     myDevSpec
]
```

$$\left\{\{Rx_2[26.7035], Rz_0[\phi]\}, \{\}, \{\}, \left\{Ry_0\left[\frac{3\pi}{2}\right]\right\}\right\}$$

It can also directly accept a schedule, though will *not* consider whether the scheduled times are compatible with the gate durations (for that, use **CheckCircuitSchedule[]**)

```
GetUnsupportedGates[{
  {1, Circuit[ Rx2[8.5 π] ]},
  {4, Circuit[Ry1[.1] C0[Rx1[.2]]]},
  {15, Circuit[ Rx0[.3]]},
  {16, Circuit[ Ry0[3 π / 2] C0[Rx2[.4]]]}},
     myDevSpec
]
```

$$\left\{\{Rx_2[26.7035]\}, \{\}, \{\}, \left\{Ry_0\left[\frac{3\pi}{2}\right]\right\}\right\}$$

InsertCircuitNoise[]

InsertCircuitNoise[] consults the device specification to insert noise into a circuit. The output includes the schedule assumed by **GetCircuitSchedule[]**, based on the gate durations, and active and passive noise sources. The output format...

{ {t1, subcirc1, active1, passive1}, ... }

keeps the stages of gates, active and passive noises separate, so that they can be easily distinguished.

```
? InsertCircuitNoise
```

Symbol

InsertCircuitNoise[circuit, spec] divides the circuit into scheduled subcircuits, then replaces them with rounds of active and passive noise, according to the given device specification. Scheduling is performed by GetCircuitSchedule[]. The output format is {{t1, active, passive}, ...}, which can be given directly to DrawCircuit[], ViewCircuitSchedule[] or ExtractCircuit[].

InsertCircuitNoise[{circ1, circ2, ...}, spec] uses the given list of sub–circuits (output format of GetCircuitColumns[]), assuming each contain gates which can be simultaneously performed.

InsertCircuitNoise[{{t1, circ1}, {t2, circ2}, ...} assumes the given schedule (output format of GetCircuitSchedule[]) of {t1,t2,...} for the rounds of gates and noise. These times can be symbolic.

InsertCircuitNoise accepts optional argument ReplaceAliases.

InsertCircuitNoise can handle gates with time–dependent noise operators and durations.

Consider the following simple circuit, which includes aliases **Init**, **A** and **B**.

```
u = Circuit[ Init0 Init1 Init2 Rx2[π / 3]
    A0[.1] B1,2 Ry0[.1] C0[Rx1[.2]] Rx1[.3] Ry0[π / 2] C0[Rx2[.4]]];
DrawCircuit[u]
```



Attempting to perform this ideal circuit on the represented hardware device will ultimately effect the noisy channel:

```
InsertCircuitNoise[u, myDevSpec];
ViewCircuitSchedule[%]
DrawCircuit[%%]
```

time	active noise	passive noise
0	Init_0 Init_1 Init_2	$\text{Deph}_0[0]$ $\text{A}_0[0]$ $\text{Deph}_1[0]$ $\text{A}_1[0]$ $\text{Deph}_2[0]$ $\text{A}_2[0]$ $\text{Deph}_3\left[\frac{1}{1000}\right]$ $\text{A}_3[1]$ $\text{Deph}_4\left[\frac{1}{1000}\right]$ $\text{A}_4[1]$
1	$\text{Depol}_2[0.01]$ $\text{Rx}_2[1.0572]$ $\text{A}_0[0.1]$ $\text{Damp}_0[0.001]$	$\text{Deph}_0\left[\frac{-1+\frac{\pi}{3}}{1000}\right]$ $\text{A}_0\left[-1+\frac{\pi}{3}\right]$ $\text{Deph}_1\left[\frac{\pi}{3000}\right]$ $\text{A}_1\left[\frac{\pi}{3}\right]$ $\text{Deph}_2[0]$ $\text{A}_2[0]$ $\text{Deph}_3\left[\frac{\pi}{3000}\right]$ $\text{A}_3\left[\frac{\pi}{3}\right]$ $\text{Deph}_4\left[\frac{\pi}{3000}\right]$ $\text{A}_4\left[\frac{\pi}{3}\right]$
$1+\frac{\pi}{3}$	$\text{A}_1\left[\frac{\pi}{10}\right]$ $\text{Depol}_{1,2}[0.1]$ $\text{B}_{1,2}$ $\text{Depol}_0[0.01]$ $\text{Ry}_0[0.11]$	$\text{Deph}_0[0.0049]$ $\text{A}_0[4.9]$ $\text{Deph}_1[0]$ $\text{A}_1[0]$ $\text{Deph}_2[0]$ $\text{A}_2[0]$ $\text{Deph}_3\left[\frac{1}{200}\right]$ $\text{A}_3[5]$ $\text{Deph}_4\left[\frac{1}{200}\right]$ $\text{A}_4[5]$
$6+\frac{\pi}{3}$	$\text{C}_0[\text{Rx}_1[0.2]]$ $\text{Deph}_{0,1}[0.01]$	$\text{Deph}_0[0.]$ $\text{A}_0[0.]$ $\text{Deph}_1[0.]$ $\text{A}_1[0.]$ $\text{Deph}_2[0.0004]$ $\text{A}_2[0.4]$ $\text{Deph}_3[0.0004]$ $\text{A}_3[0.4]$ $\text{Deph}_4[0.0004]$ $\text{A}_4[0.4]$
7.4472	$\text{Depol}_1[0.01]$ $\text{Rx}_1[0.31]$ $\text{Depol}_0[0.01]$ $\text{Ry}_0[1.5808]$	$\text{Deph}_0[0]$ $\text{A}_0[0]$ $\text{Deph}_1[0.0012708]$ $\text{A}_1[1.2708]$ $\text{Deph}_2\left[\frac{\pi}{2000}\right]$ $\text{A}_2\left[\frac{\pi}{2}\right]$ $\text{Deph}_3\left[\frac{\pi}{2000}\right]$ $\text{A}_3\left[\frac{\pi}{2}\right]$ $\text{Deph}_4\left[\frac{\pi}{2000}\right]$ $\text{A}_4\left[\frac{\pi}{2}\right]$
9.01799	$\text{C}_0[\text{Rx}_2[0.4]]$ $\text{Deph}_{0,2}[0.01]$	$\text{Deph}_0[0.]$ $\text{A}_0[0.]$ $\text{Deph}_1[0.0008]$ $\text{A}_1[0.8]$ $\text{Deph}_2[0.]$ $\text{A}_2[0.]$ $\text{Deph}_3[0.0008]$ $\text{A}_3[0.8]$ $\text{Deph}_4[0.0008]$ $\text{A}_4[0.8]$
9.81799		



InsertCircuitNoise[] can accept a list of sub-circuits, each of which are assumed to contain gates which can be applied simultaneously.

```
InsertCircuitNoise[{
   Circuit[ Rx₂[π / 2] ],
   Circuit[Ry₀[.1] C₀[Rx₁[.2]]],
   Circuit[ Rx₁[.3]],
   Circuit[ Ry₀[π / 2] C₀[Rx₂[.4]]]},
      myDevSpec
 ] ;
DrawCircuit @ %
```



InsertCircuitNoise[] can also accept a completed schedule of gates, e.g. as output by **GetCircuitSchedule[]**. This is a complete specification of the applying of the circuit, and allows delays between sub-circuits which invoke more passive noise.

```
InsertCircuitNoise[{
   {0, Circuit[ Rx₂[π / 2] ]},
   {4, Circuit[Ry₀[.1] C₀[Rx₁[.2]]]},
   {15, Circuit[ Rx₁[.3]]},
   {16, Circuit[ Ry₀[π / 2] C₀[Rx₂[.4]]]}},
      myDevSpec
 ];
DrawCircuit @ %
```



Notice that an initial sub-circuit time of **t>0** implies an initial stage of passive noise:

```
InsertCircuitNoise[{
   {1, Circuit[ Rx2[π / 3] ]},
   {4, Circuit[Ry0[.1] C0[Rx1[.2]]]},
   {15, Circuit[ Rx1[.3]]},
   {16, Circuit[ Ry0[π / 2] C0[Rx2[.4]]]}},
      myDevSpec
 ];
DrawCircuit @ %
```



The schedule, and the circuit parameters, can be symbolic! This assumes the sequence of symbolic and numerical times are strictly increasing, which is used to simplify the passive noise parameters.

```
InsertCircuitNoise[{
   {t1, Circuit[ Rx2[π / 3] ]},
   {4, Circuit[Ry0[.1] C0[Rx1[μ / π]]]},
   {t2, Circuit[ Rx1[1]]},
   {t3, Circuit[ Ry0[π / 2] C0[Rx2[.4]]]}},
      myDevSpec
 ];
ViewCircuitSchedule[%]
DrawCircuit[%%]
```

time	active noise	passive noise
0		$\text{Deph}_0\left[\frac{t1}{1000}\right]\ A_0[t1]\ \text{Deph}_1\left[\frac{t1}{1000}\right]\ A_1[t1]$ $\text{Deph}_2\left[\frac{t1}{1000}\right]\ A_2[t1]\ \text{Deph}_3\left[\frac{t1}{1000}\right]$ $A_3[t1]\ \text{Deph}_4\left[\frac{t1}{1000}\right]\ A_4[t1]$
t1	$\text{Depol}_2[0.01]\ \text{Rx}_2[1.0572]$	$\text{Deph}_0\left[\frac{4-t1}{1000}\right]\ A_0[4-t1]\ \text{Deph}_1\left[\frac{4-t1}{1000}\right]$ $A_1[4-t1]\ \text{Deph}_2\left[\frac{4-\frac{\pi}{3}-t1}{1000}\right]$ $A_2\left[4-\frac{\pi}{3}-t1\right]\ \text{Deph}_3\left[\frac{4-t1}{1000}\right]$ $A_3[4-t1]\ \text{Deph}_4\left[\frac{4-t1}{1000}\right]\ A_4[4-t1]$
4	$\text{Depol}_0[0.01]\ \text{Ry}_0[0.11]$ $C_0\left[\text{Rx}_1\left[\frac{\mu}{\pi}\right]\right]\ \text{Deph}_{0,1}[0.01]$	$\text{Deph}_0\left[\frac{-4+t2-\frac{2\mu}{\pi}}{1000}\right]\ A_0\left[-4+t2-\frac{2\mu}{\pi}\right]$ $\text{Deph}_1\left[\frac{-4+t2-\frac{2\mu}{\pi}}{1000}\right]\ A_1\left[-4+t2-\frac{2\mu}{\pi}\right]$ $\text{Deph}_2\left[\frac{-4+t2}{1000}\right]\ A_2[-4+t2]\ \text{Deph}_3\left[\frac{-4+t2}{1000}\right]$ $A_3[-4+t2]\ \text{Deph}_4\left[\frac{-4+t2}{1000}\right]\ A_4[-4+t2]$
t2	$\text{Depol}_1[0.01]\ \text{Rx}_1[1.01]$	$\text{Deph}_0\left[\frac{-t2+t3}{1000}\right]\ A_0[-t2+t3]$ $\text{Deph}_1\left[\frac{-1-t2+t3}{1000}\right]\ A_1[-1-t2+t3]$ $\text{Deph}_2\left[\frac{-t2+t3}{1000}\right]\ A_2[-t2+t3]$ $\text{Deph}_3\left[\frac{-t2+t3}{1000}\right]\ A_3[-t2+t3]$ $\text{Deph}_4\left[\frac{-t2+t3}{1000}\right]\ A_4[-t2+t3]$
t3	$\text{Depol}_0[0.01]\ \text{Ry}_0[1.5808]$ $C_0[\text{Rx}_2[0.4]]\ \text{Deph}_{0,2}[0.01]$	$\text{Deph}_0[0.000770796]$ $A_0[0.770796]\ \text{Deph}_1\left[\frac{\pi}{2000}\right]\ A_1\left[\frac{\pi}{2}\right]$ $\text{Deph}_2[0.000770796]\ A_2[0.770796]$ $\text{Deph}_3\left[\frac{\pi}{2000}\right]\ A_3\left[\frac{\pi}{2}\right]\ \text{Deph}_4\left[\frac{\pi}{2000}\right]\ A_4\left[\frac{\pi}{2}\right]$



We can easily manipulate the list structure returned by **InsertCircuitNoise** to keep the gates, active noise and passive noise sections as separate sub-circuits when passed to **DrawCircuit**.

```
u = Circuit[ Rx2[π / 3] A0[.1] B1,2 Ry0[.1] C0[Rx1[.2]] Rx1[.3] Ry0[π / 2] C0[Rx2[.4]] ];
```

```
InsertCircuitNoise[u, myDevSpec];
DrawCircuit[
      Flatten[%[[ ;; -2, {2, 3}]], 1],
      SubcircuitLabels → Flatten @ Table[{"gates", "active", "passive"}, 5]
]
```



Notice the alias gates **A** and **B**, defined for this device specification, are present in the output. To substitute them with their definitions in the canonical gate set (which does not change the effective circuit or noise), use **ReplaceAliases**

```
DrawCircuit @ InsertCircuitNoise[u, myDevSpec, ReplaceAliases → False]
DrawCircuit @ InsertCircuitNoise[u, myDevSpec, ReplaceAliases → True]
```



Naturally the input circuit and schedule must be compatible with the given hardware specification.

```
Import["../Link/QuESTlink.m"]
```

```
badgate = Rx0[θ];
InsertCircuitNoise[
      Circuit[badgate Ry0[.1] C0[Rx1[.2]] Rx1[.3] Ry0[π / 2] C0[Rx2[.4]]],
      myDevSpec]
```

InsertCircuitNoise: Encountered gate $Rx_0[\theta]$ which is not supported by the given device specification. Note this may be due to preceding gates, if the spec contains constraints which depend on dynamic variables. See ?GetUnsupportedGates.

```
$Failed
```

Forcing a schedule with insufficient time for the slowest gates will issue a warning

```
InsertCircuitNoise[{
       {0, Circuit[Rx2[.1] Ry0[.1] C0[Rx1[.2]]]},
       {.1, Circuit[ Rx1[.3] Ry0[π / 2] C0[Rx2[.4]]]}},
      myDevSpec]
```

InsertCircuitNoise: The given circuit schedule allocated insufficient time for a column's slowest gate to execute. If this is intentional, silence this warning with Quiet[].

$$\Big\{\{0, \{\text{Depol}_2[0.01], \text{Rx}_2[0.11], \text{Depol}_0[0.01], \text{Ry}_0[0.11], \text{C}_0[\text{Rx}_1[0.2]], \text{Deph}_{0,1}[0.01]\}, \{\text{Deph}_0[-0.0003], \text{A}_0[-0.3], \text{Deph}_1[-0.0003], \text{A}_1[-0.3], \text{Deph}_2[0.], \text{A}_2[0.], \text{Deph}_3[0.0001], \text{A}_3[0.1], \text{Deph}_4[0.0001], \text{A}_4[0.1]\}\},$$
$$\Big\{0.1, \{\text{Depol}_1[0.01], \text{Rx}_1[0.31], \text{Depol}_0[0.01], \text{Ry}_0[1.5808], \text{C}_0[\text{Rx}_2[0.4]], \text{Deph}_{0,2}[0.01]\},$$
$$\Big\{\text{Deph}_0[0.000770796], \text{A}_0[0.770796], \text{Deph}_1[0.0012708], \text{A}_1[1.2708], \text{Deph}_2[0.000770796], \text{A}_2[0.770796], \text{Deph}_3\Big[\frac{\pi}{2000}\Big], \text{A}_3\Big[\frac{\pi}{2}\Big], \text{Deph}_4\Big[\frac{\pi}{2000}\Big], \text{A}_4\Big[\frac{\pi}{2}\Big]\Big\}\Big\}\Big\}$$

ExtractCircuit[]

```
? ExtractCircuit
```

Symbol

ExtractCircuit[] returns the prescribed circuit from the outputs of InsertCircuitNoise[], GetCircuitSchedule[] and GetCircuitColumns[].

The structured outputs of **InsertCircuitNoise[]** and **GetCircuitSchedule[]** can be converted to a (flat) noisy circuit using **ExtractCircuit[]**

```
sched = InsertCircuitNoise[{
    {0, Circuit[ Rx2[π / 3] ]},
    {2, Circuit[Ry0[.1] C0[Rx1[.2]]]},
    {13, Circuit[ Rx1[.3] B3,4]},
    {40, Circuit[ Ry0[π / 2] C0[Rx2[.4]] B0,3]}},
      myDevSpec,
      ReplaceAliases → True
  ];

circ = ExtractCircuit[sched];
DrawCircuit[circ]
```



This can then be given directly to functions which accept circuits, like **ApplyCircuit[]** (assuming no parameters or aliases remain) and **DrawCircuitTopology[]**

```
ρ = CreateDensityQureg[ myDevSpec[NumTotalQubits] ];
ApplyCircuit[circ, ρ];
CalcPurity[ρ]
```

ApplyCircuit: As of v0.8, the arguments have swapped order for consistency. Please now use ApplyCircuit[qureg, circuit].

```
1.
```

```
DrawCircuitTopology[circ]
```



Namespaces

The QuESTlink API is now divided into four namespaces/contexts.

QuEST` contains the main library functions:

```
? QuEST`*
```

QuEST`

ApplyCircuit	ClearRecordedQASM	GetQuregMatrix
ApplyCircuitDerivs	CloneQureg	GetRandomPauliString
ApplyPauliString	CollapseToOutcome	GetRecordedQASM
ApplyPhaseFunc	CreateDensityQureg	GetUnsupportedGates
ApplyQFT	CreateDensityQuregs	InitClassicalState
CalcCircuitMatrix	CreateDownloadedQuESTEnv	InitPlusState
CalcDensityInnerProduct	CreateLocalQuESTEnv	InitPureState
CalcDensityInnerProducts	CreateQureg	InitStateFromAmps
CalcExpecPauliString	CreateQuregs	InitZeroState
CalcExpecPauliStringDerivs	CreateRemoteQuESTEnv	InsertCircuitNoise
CalcFidelity	DestroyAllQuregs	IsDensityMatrix
CalcHilbertSchmidtDistance	DestroyQuESTEnv	Operator
CalcInnerProduct	DestroyQureg	PlotDensityMatrix
CalcInnerProducts	DrawCircuit	SampleClassicalShadow
CalcMetricTensor	DrawCircuitTopology	SetAmp
CalcPauliExpressionMatrix	ExtractCircuit	SetQuregMatrix
CalcPauliStringMatrix	GetAllQuregs	SetQuregToPauliString
CalcPauliStringMinEigVal	GetAmp	SetWeightedQureg
CalcProbOfAllOutcomes	GetCircuitColumns	SimplifyCircuit
CalcProbOfOutcome	GetCircuitGeneralised	SimplifyPaulis
CalcPurity	GetCircuitInverse	StartRecordingQASM
CalcTotalProb	GetCircuitSchedule	StopRecordingQASM
CheckCircuitSchedule	GetCircuitSuperoperator	ViewCircuitSchedule
CheckDeviceSpec	GetKnownCircuit	ViewDeviceSpec
Circuit	GetPauliStringFromCoeffs	

QuEST` Gate` contains the gate symbols recognised by functions like **ApplyCircuit[]**, **CalcCircuitMatrix[]** and **DrawCircuit[]**

```
? QuEST`Gate`*
```

QuEST`Gate`

Damp	G	KrausNonTP	Ph	Rz	U	Z
Deph	H	M	R	S	UNonNorm	
Depol	Id	Matr	Rx	SWAP	X	
Fac	Kraus	P	Ry	T	Y	

QuEST`Option` contains the optional arguments to functions in **QuEST`**

```
? QuEST`Option`*
```

QuEST`Option`

AssertValidChannels	DistinguishedStyles	ReplaceAliases	SubcircuitSpacing
AsSuperoperator	DividerStyle	ShowLocalGates	WithBackup
BitEncoding	LabelDrawer	ShowProgress	
Compactify	PhaseOverrides	ShowRepetitions	
DistinguishBy	PlotComponent	SubcircuitLabels	

QuEST`DeviceSpec` contains the keys for defining a device specification

```
? QuEST`DeviceSpec`*
```

QuEST`DeviceSpec`

Aliases	Gates	NumTotalQubits	UpdateVariables
DeviceDescription	InitVariables	PassiveNoise	
DurationSymbol	NoisyForm	Qubits	
GateDuration	NumAccessibleQubits	TimeSymbol	