







TPS63060, TPS63061

ZHCS705C - NOVEMBER 2011 **REVISED SEPTEMBER 2020** 

# TPS6306x 具有 2A 开关电流的高输入电压降压/升压转换器

### 1 特性

输入电压范围: 2.5 V 至 12 V

效率: 高达 93%

5V 时的输出电流 (V<sub>IN</sub> < 10V): 降压模式下为 2A

• 5V 时的输出电流 (V<sub>IN</sub> > 4V): 升压模式下为 1.3A

在降压和升压模式之间自动转换

器件典型静态电流:<30 µ A

• 输出电压可以是固定的,也可以调节,范围是 2.5 V 至 8 V

• 省电模式,改善低输出功率时的效率

• 2.4MHz 强制固定频率运行,可实现同步

电源正常状态输出

Buck-Boost Overlap Control™

关断期间负载断开

提供过热保护

过压保护

### 2 应用

- 双锂离子电池应用
- 数码相机 (DSC) 和便携式摄像机
- 笔记本电脑
- 工业计量设备
- 超便携电脑和移动互联网设备
- 个人医疗产品
- 大功率 LED

#### TPS63060 $V_{IN}$ $V_{\text{OUT}}$ L2 L1 2.5 V to 12 V 5 V, 800 mA VOUT VIN C<sub>IN</sub> Cout ΕN VAUX FΒ $C_{\mathsf{AUX}}$ PS/SYNC PG **GND PGND**

简化版应用

### 3 说明


TPS6306x 器件可以为由 3 节到 6 节碱性、镍镉或镍 氢电池或单节、两节锂离子或锂聚合物电池供电的产品 提供电源解决方案。使用两节双锂离子或者锂聚合物电 池时,输出电流可升高至 2A,放电电压可达 5V 或者 更低。此升压/降压转换器基于一个频率固定的脉宽调 制 (PWM) 控制器。该控制器可通过同步整流实现效率 最大化。在负载电流较低的情况下, 该转换器会进入节 能模式,以在宽负载电流范围内保持高效率。禁用省电 模式则会强制转换器以固定开关频率运行。开关的最大 平均电流为 2.25 A (典型值)。输出电压可通过外部 电阻分频器进行编程,或者在内部芯片上固定。可通过 禁用转换器来最大限度地减少电池消耗。在关断期间, 负载从电池断开。

这些器件采用 3mm×3mm 10 引脚 WSON (DSC) 封 装。

### 器件信息(1)

器件型号	封装	封装尺寸(标称值)	
TPS63060	WSON (10)	3.00mm × 3.00mm	
TPS63061	W30N (10)	3.0011111 ^ 3.0011111	

如需了解所有可用封装,请参阅数据表末尾的可订购产品附



效率与输出电流之间的关系



	Table of	Contents	
1 特性	1	8.3 Feature Description	9
2 应用		8.4 Device Functional Modes	10
, 3 说明		9 Application and Implementation	13
4 Revision History		9.1 Application Information	13
5 Device Comparison		9.2 Typical Application	13
6 Pin Configuration and Functions		10 Power Supply Recommendations	19
Pin Functions		11 Layout	
7 Specifications		11.1 Layout Guidelines	<mark>2</mark> 0
7.1 Absolute Maximum Ratings		11.2 Layout Example	
7.2 ESD Ratings		12 Device and Documentation Support	<mark>2</mark> 1
7.3 Recommended Operating Conditions		12.1 Device Support	<mark>2</mark> 1
7.4 Thermal Information		12.2 Documentation Support	
7.5 Electrical Characteristics	6	12.3 Receiving Notification of Documentation L	Jpdates <mark>21</mark>
7.6 Typical Characteristics	7	12.4 Community Resources	
8 Detailed Description		12.5 Trademarks	21
8.1 Overview		13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagrams		Information	21
4 Revision History Changes from Revision B (December 2014	l) to Revisi	on C (September 2020)	Page
			1
15 3 FU - 5 5 5 FU B B B B F 3 4 B	t t	a var Fria in the lie	

•	更新了整个文档中的表格、图和交叉参考的编号格式	1
• )	将 <i>应用</i> 从 DSC 和便携式摄像机更改为:数码相机 (DSC) 和便携式摄像机	1
	从 <i>说明</i> 中删除了 PowerPAD™ 封装	
•	更改了 <i>典型应用原理图</i>	1
•	Removed PACKAGE MARKING from the Device Comparison Table	3
	Changed From: PowerPAD™ To: Exposed Thermal Pad in the <i>Pin Functions</i> tabletable	
	Changed L1 and L2 values in the <i>Absolute Maximum Ratings</i> table	
•	Deleted Machine model (MM) from the ESD Ratings table	5
	Added "Thermal shutdown" and "Thermal Shutdown hysteresis" to the <i>Electrical Characteristics</i> table	
•	Deleted "Overtemperature protection" and "Overtemperature hysteresis" from the <i>Electrical Characteristic</i>	s
1	table	<mark>6</mark>
•	Added "Maximum reverse current" to the <i>Electrical Characteristics</i> table	<mark>6</mark>
• /	Added condition footnote to Electrical Characteristics table	6
• (	Changed the Overview section	8
• (	Changed 🗵 8-1 Title From: TPS63061 Fixed Output To: TPS63060 Adjustable	<mark>8</mark>
• (	Changed 🗵 8-2 Title From: TPS63060 Adjustable To: TPS63061 Fixed Output	<mark>8</mark>
• (	Split the Soft-Start Function and Short-Circuit Protection into two separate sections	9
•	Moved Synchronization from the Power-Save Mode section into a separate section	11
• (	Changed C2 (2 x 10 μF) To: C1 (2 x 10 μF) in 图 9-1	13
•	Deleted two graphs "Output Current vs Input Voltage" and "Output Current vs Input Voltage" from the	
,	Application Curves	16

# Changes from Revision A (February 2012) to Revision B (December 2014)

添加了 ESD 等级表、特性说明部分、器件功能模式部分、应用和实现部分、电源相关建议部分、布局部 分、*器件和文档支持* 部分以及*机械、封装和可订购信息* 部分.......1



# **5 Device Comparison**

Part Number (2) (1)	Output Voltage DC/DC
TPS63060DSC	Adjustable
TPS63061DSC	5 V

- (1) Contact the factory to confirm availability of other fixed-output voltage versions.
- (2) For detailed ordering information please check the Package Option Addendum section at the end of this data sheet.



# **6 Pin Configuration and Functions**




图 6-1. DSC Package 10 Pins (Top View)

### **Pin Functions**

Pin I/O Description		December 1997	
Name	No.	1/0	Description
EN	3	I	Enable input (1 enabled, 0 disabled)
FB	8	- 1	Voltage feedback of adjustable versions, must be connected to VOUT on fixed output voltage versions
GND	7		Control and logic ground
L1	1	I	Connection for inductor
L2	10	I	Connection for inductor
PG	5	0	Output power good (1 good, 0 failure, open drain)
PS/SYNC	4	I	Enable / disable power save mode (1 disabled, 0 enabled, clock signal for synchronization)
VAUX	6		Connection for capacitor
VIN	2	I	Supply voltage for power stage
VOUT	9	0	Buck-boost converter output
Exposed Therm	nal Pad		Must be soldered to achieve the appropriate power dissipation. Must be connected to PGND.

### 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	EN, FB, PS/SYNC, VIN, VOUT, PG, L1, L2	- 0.3	17	V
Voltage range	L1, L2 (AC, less than 10ns)	-5	18	V
	VAUX, FB	- 0.3	7.5	V
Operating virtual junction temperature range, T <sub>J</sub>		- 40	125	°C
Storage temperature, T <sub>stg</sub>		- 65	150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

### 7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±3000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 or ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- 2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

	MIN	MAX	UNIT
Supply voltage at VIN	2.5	12	V
Output current I <sub>OUT</sub> (1)		1	Α
Operating free air temperature range, T <sub>A</sub>	- 40	85	°C
Operating virtual junction temperature range, T <sub>J</sub>	- 40	125	°C

(1)  $10 \le V_{IN} \le 12 V$ 

#### 7.4 Thermal Information

		TPS63060 TPS63061	
	THERMAL METRIC <sup>(1)</sup>	DSC	UNIT
		10 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	48.7	
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	54.8	
R <sub>0</sub> JB	Junction-to-board thermal resistance	19.8	°C/\\/
ψJT	Junction-to-top characterization parameter	1.1	°C/W
ψ ЈВ	Junction-to-board characterization parameter	19.6	
R <sub>fl</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	4.2	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.





### 7.5 Electrical Characteristics

PARAMETER TEST CONDITIONS				MIN	TYP	MAX	UNIT
DC/DC ST	AGE						
V <sub>IN</sub>	Input voltage range			2.5		12	V
V <sub>IIN</sub>	Minimum input voltage for startup			-		2.5	V
.,	0.1.1.11	trput voltage		2.5		8	V
V <sub>OUT</sub>	Output voltage			0.6%		5%	
D <sub>MIN</sub>	Minimum duty-cycle in step down conversion				10%	20%	
l	Output current at 5V in buck mode	V <sub>IN</sub> <10 V			2		Α
l <sub>out</sub>	Output current at 5V in boost mode	V <sub>IN</sub> >4 V			1.3		Α
		V <sub>PS/SYNC</sub> = V <sub>IN</sub>		495	500	505	mV
$V_{FB}$	Feedback voltage	V <sub>PS/SYNC</sub> = GND referenced to 500 mV	TPS63060	0.6%		5%	
f <sub>OSC</sub>	Oscillator frequency			2200	2400	2600	kHz
	Frequency range for synchronization			2200	2400	2600	kHz
I <sub>SW</sub>	Average inductance current limit	V <sub>IN</sub> = 5 V		2000	2250	2500	mA
R <sub>DS(on)H</sub>	High-side MOSFET on-resistance	V <sub>IN</sub> = 5 V			90		$m\Omega$
R <sub>DS(on)L</sub>	Low-side switch MOSFET on-resistance	Power save mode disabled  Power save mode disabled			95		mΩ
	Line regulation				0.5%		
	Load regulation				0.5%		
IQ	Input voltage quiescent current	I <sub>OUT</sub> = 0 mA, V <sub>EN</sub> = V <sub>IN</sub> = 5 V,			30	60	μА
IQ	Output voltage quiescent current	V <sub>OUT</sub> = 5 V	-		7	15	μА
R <sub>FB</sub>	FB input impedance	V <sub>EN</sub> = HIGH	TPS63061		1.5		МΩ
Is	Shutdown current	V <sub>EN</sub> = 0 V, V <sub>IN</sub> = 5 V			0.3	2	μА
CONTROL	STAGE		'				
V	Maximum biga valtaga	V <sub>IN</sub> > V <sub>OUT</sub>		V <sub>IN</sub>		7	V
$V_{AUX}$	Maximum bias voltage	V <sub>IN</sub> < V <sub>OUT</sub>		V <sub>OUT</sub>		7	V
I <sub>AUX</sub>	Load current at V <sub>AUX</sub>					1	mA
UVLO	Under voltage lockout threshold	V <sub>IN</sub> falling		1.8	1.9	2.2	V
OVLO	Under voltage lockout hysteresis				300		mV
	Thermal shutdown	Temperature rising			140		°C
	Thermal Shutdown hysteresis				20		°C
$V_{IL}$	EN, PS/SYNC input low voltage					0.4	V
$V_{IH}$	EN, PS/SYNC input high voltage			1.2			V
	EN, PS/SYNC input current	Clamped on GND or V <sub>IN</sub>			0.01	0.1	μА
	PG output low voltage $V_{OUT} = 5 \text{ V}, I_{PGL} = 10  \mu \text{ A}$				0.04	0.4	V
	PG output leakage current				0.01	0.1	μА
	Output overvoltage protection			12		16	V
I <sub>lim_neg</sub>	Maximum reverse current	V <sub>IN</sub> = 5 V				900	mA
t <sub>trans</sub>	Time from PS/SYNC pin going low to start operating in PFM <sup>(1)</sup>				4.8	10	μs

<sup>(1)</sup> Specified by design. Not production tested.

# 7.6 Typical Characteristics





### 8 Detailed Description

#### 8.1 Overview

The TPS6306x use 4 internal N-channel MOSFETs to maintain synchronous power conversion at all possible operating conditions. This enables the device to keep high efficiency over the complete input voltage and output power range. To regulate the output voltage at all possible input voltage conditions, the device automatically switches from buck operation to boost operation and back as required by the configuration. It always uses one active switch, one rectifying switch, one switch is held on, and one switch held off. Therefore, it operates as a buck converter when the input voltage is higher than the output voltage, and as a boost converter when the input voltage is lower than the output voltage. There is no mode of operation in which all 4 switches are switching at the same time. Keeping one switch on and one switch off eliminates their switching losses. The RMS current through the switches and the inductor is kept at a minimum, to minimize switching and conduction losses. Controlling the switches this way allows the converter to always keep higher efficiency.

The device provides a seamless transition from buck to boost or from boost to buck operation.

#### 8.2 Functional Block Diagrams




图 8-1. TPS63060 Adjustable

Product Folder Links: TPS63060 TPS63061




图 8-2. TPS63061 Fixed Output

#### 8.3 Feature Description

#### 8.3.1 Power Good

The device has a built in power good function to indicate whether the output voltage is regulated properly. As soon as the average inductor current gets limited to a value below the current the voltage regulator demands for maintaining the output voltage the power good output gets low impedance. The output is open drain, so its logic function can be adjusted to any voltage level the connected logic is using, by connecting a pull up resistor to the supply voltage of the logic. By monitoring the status of the current control loop, the power good output provides the earliest indication possible for an output voltage break down and leaves the connected application a maximum time to safely react.

#### 8.3.2 Soft-Start Function

After being enabled, the device starts operating. The average current limit ramps up from an initial 400 mA following the output voltage increasing. At an output voltage of about 1.2 V, the current limit is at its nominal value. If the output voltage does not increase, the current limit does not increase. The device implements no timer. Thus, the output voltage overshoot at startup, as well as the inrush current, remains at a minimum. The device ramps up the output voltage in a controlled manner even if a large capacitor is connected at the output.

### 8.3.3 Short-Circuit Protection

When the output voltage does not increase above 1.2 V, the device assumes a short circuit at the output, and keeps the current limit low to protect itself and the application. During a short-circuit situation on the output, the device maintains the current limit below 2 A typically (minimum average inductance current).

#### 8.3.4 Overvoltage Protection

If, for any reason, the output voltage is not fed back properly to the input of the voltage amplifier, control of the output voltage no longer works. Therefore, overvoltage protection is implemented to avoid the output voltage exceeding critical values for the device and possibly for the system it supplies. The implemented overvoltage protection circuit monitors the output voltage internally as well. If it reaches the overvoltage threshold, the voltage amplifier regulates the output voltage to this value.

#### 8.3.5 Undervoltage Lockout

An undervoltage lockout function prevents device start-up if the supply voltage on VIN is lower than approximately its threshold (see the # 7.5 table). When in operation, the device automatically enters the shutdown mode if the voltage on VIN drops below the undervoltage lockout threshold. The device automatically restarts if the input voltage recovers to the minimum operating input voltage.

#### 8.3.6 Overtemperature Protection

The device has a built-in temperature sensor which monitors the internal device temperature. If the temperature exceeds the programmed threshold (see the #7.5 table) the device stops operating. As soon as the device temperature has decreased below the programmed threshold, it starts operating again. There is a built-in hysteresis to avoid unstable operation at device temperatures at the overtemperature threshold.

#### 8.4 Device Functional Modes

#### 8.4.1 Buck-Boost Operation

To regulate the output voltage at all possible input voltage conditions, the device automatically switches from buck operation to boost operation and back as required. It always uses one active switch, one rectifying switch, one switch permanently on, and one switch permanently off. Therefore, it operates as a step down converter (buck) when the input voltage is higher than the output voltage, and as a boost converter when the input voltage is lower than the output voltage. There is no mode of operation in which all 4 switches are permanently switching. Controlling the switches this way allows the converter to maintain high efficiency at the most important point of operation, when the input voltage is close to the output voltage. The RMS current through the switches and the inductor is kept at a minimum, to minimize switching and conduction losses.

#### 8.4.2 Control Loop

The controller circuit of the device is based on an average current mode topology. The average inductor current is regulated by a fast current regulator loop which is controlled by a voltage control loop. 

8-3 shows the control loop.




图 8-3. Average Current Mode Control

The non inverting input of the transconductance amplifier,  $g_{MV}$ , is assumed to be constant. The output of  $g_{MV}$  defines the average inductor current. The inductor current is reconstructed by measuring the current through the high side buck MOSFET. This current corresponds exactly to the inductor current in boost mode. In buck mode the current is measured during the on time of the same MOSFET. During the off time, the current is reconstructed internally starting from the peak value at the end of the on-time cycle. The average current is compared to the desired value and the difference, or current error, is amplified and compared to the buck or the boost sawtooth ramp. Depending on which of the two ramps the  $g_{MC}$  amplified output crosses, the device acitvates either the buck MOSFETs or the boost MOSFETs. When the input voltage is close to the output voltage, one boost cycle always follows a buck cycle. In this condition, no more than three cycles in a row of the same mode are allowed. This control method in the buck-boost region ensures a robust control and the highest efficiency.

#### 8.4.3 Power-Save Mode

The PS/SYNC pin can be used to select different operation modes. Power save mode improves efficiency at light load. To enable power save mode, PS/SYNC must be set low. The device enters power save mode when the average inductor current falls to a level lower than approximately 100 mA. In that situation, the converter operates with reduced switching frequency and with a minimum quiescent current to maintain high efficiency.

During the power save mode operation, the output voltage is monitored with a comparator by the threshold comparator low and comparator high. When the device enters power save mode, the converter stops operating and the output voltage drops. The slope of the output voltage depends on the load and the value of output capacitance. As the output voltage falls below the comparator low threshold set to 2.5% typical above the output voltage, the device ramps up the output voltage again, by starting operation using a programmed average inductor current higher than required by the current load condition. Operation can last for one or several pulses. The converter continues these pulses until the comparator high threshold, set to typically 3.5% above the nominal output voltage, is reached and the average inductor current gets lower than about 100 mA. When the load increases above the minimum forced inductor current of about 100 mA, the device automatically switches to PWM mode.

The power save mode can be disabled by programming the PS/SYNC high.




图 8-4. Power-Save Mode Thresholds and Dynamic Voltage Positioning

#### 8.4.4 Synchronization

Connecting a clock signal at PS/SYNC forces the device to synchronize to the connected clock frequency.

Synchronization is done by a PLL to lower and higher frequencies compared to the internal clock. The PLL can also tolerate missing clock pulses without the converter malfunctioning. The PS/SYNC input supports standard logic thresholds.

#### 8.4.5 Dynamic Voltage Positioning

The output voltage is typically 3% above the nominal output voltage at light-load currents, as the device is operating in power save mode. This operation mode allows additional headroom for the voltage drop during a load transient from light load to full load. This additional headroom allows the converter to operate with a small

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

output capacitor and maintain a low absolute voltage drop during heavy load transient changes. See 🛭 8-4 for detailed operation of the power save mode operation.

#### 8.4.6 Dynamic Current Limit

The dynamic current limit function maintains the output voltage regulation when the power source becomes weaker. The maximum current allowed through the switch depends on the voltage applied at the input terminal of the TPS6306x devices. 8-5 shows this dependency, and the  $I_{SW}$  vs  $V_{IN}$ . The dynamic current limit has its lowest value when reaching the minimum recommended supply voltage at  $V_{IN}$ .

Given the I<sub>SW</sub> value from 图 8-5, is then possible to calculate the output current reached in boost mode using 方程式 1 and 方程式 2 and in buck mode using 方程式 3 and 方程式 4.

Duty Cycle Boost 
$$D = \frac{V_{OUT} - V_{IN}}{V_{OUT}}$$
 (1)

Maximum Output Current Boost 
$$I_{OUT} = \eta \times I_{SW} \times (1 - D)$$
 (2)

Duty Cycle Buck 
$$D = \frac{V_{OUT}}{V_{IN}}$$
 (3)

Maximum Output Current Buck 
$$I_{OUT} = I_{SW}$$
 (4)

#### where

- η is the estimated converter efficiency (use the number from the efficiency curves or 0.80 as an assumption)
- f is the converter switching frequency (typical 2.4 MHz)
- · L is the selected inductor value

If the die temperature increases above the recommended maximum temperature, the dynamic current limit becomes active. The current limit is reduced with temperature increasing.




图 8-5. Average Inductance Current vs Input Voltage

#### 8.4.7 Device Enable

The device operates when EN is set high. The device enters a shutdown sequence when EN is set to GND. During the shutdown sequence, the regulator stops switching, all internal control circuitry is switched off, and the load is disconnected from the input. It is possible for the output voltage to drop below the input voltage during shutdown. During the start-up sequence, the device limits the duty cycle and the peak current in order to avoid high peak currents flowing from the input.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

### 9 Application and Implementation

#### 备注

以下应用部分的信息不属于 TI 组件规范, TI 不担保其准确性和完整性。客户应负责确定 TI 组件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

### 9.1 Application Information

The TPS6306x devices provide a power supply solution for products powered by either three-cell up to six-cell alkaline, NiCd or NiMH battery, or a one-cell or dual-cell Li-lon or Li-polymer battery. Output currents can go as high as 2-A while using a dual-cell Li-lon or Li-polymer battery, and discharge it down to 5 V or lower.

### 9.2 Typical Application




图 9-1. 5-V Adjustable Buck-Boost Converter Application

#### 9.2.1 Design Requirements

The design guideline provides a component selection to operate the device within the recommended operating conditions.  $\frac{1}{2}$  9-1 lists the components used in this application.

Reference	Description	Manufacturer <sup>(1)</sup>	
	TPS63060 and TPS63061	Texas Instruments	
L1	1 μH, 3 mm x 3 mm x 1.5 mm	Coilcraft , XFL4020-102	
C1	2 × 10 μ F 16V, 0805, X5R ceramic	Taiyo Yuden, EMK212BJ	
C2	3 × 22 μ F 16V, 0805, X5R ceramic	Taiyo Yuden, LMK212BJ	
C3	0.1 μF, X5R ceramic		
C4	10 pF, ceramic		
R1, R2	Depending on the output voltage at TPS63060 and TPS63061: R1=0, C4 and R2 n.a.		

表 9-1. Components for Application Characteristic Curves

(1) See 节 12.1

#### 9.2.2 Detailed Design Procedure

The first step is the selection of the output filter components. To simplify this process, use 表 9-2 to compare inductor and capacitor value combinations.



#### 9.2.2.1 Step One: Output Filter Design

表 9-2. Output Capacitor and Inductor Combinations

Inductor Value [µH] <sup>(1)</sup>	Output Capacitor Value [µF] <sup>(2)</sup>			
inductor value [µn]	44	66	100	
1.0	√	√ (3)	√	
1.5	√	√	√	

- (1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by 20% and -30%
- (2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by 20% and -50%.
- (3) Typical application. Other check mark indicates recommended filter combinations

#### 9.2.2.2 Step Two: Inductor Selection

The inductor selection is affected by several parameters including inductor ripple current, output voltage ripple, transition point into power-save mode, and efficiency. See 表 9-3 for typical inductors.

表 9-3. List of Recommended Inductors

Inductor Value (μH)	Component Suplier <sup>(1)</sup>	Size (L×W×H) (mm)	Current Saturation (I <sub>SAT</sub> ) (A)	DCR (mΩ)		
1	Coilcraft XFL4020-102	4 × 4 × 2.1	5.1	10.8		
1	TOKO DEM2815 1226AS-H-1R0N	3 × 3.2 × 1.5	2.7	27		
1.5	Coilcraft XFL4020-152	4 × 4 × 2.1	4.4	14.4		

(1) See 节 12.1

$$I_{PEAK} = \frac{I_{OUT}}{\eta \times (1-D)} + \frac{V_{IN} \times D}{2 \times f_{SW} \times L}$$
(5)

#### where

- D is the duty cycle during boost mode operation
- f <sub>SW</sub> is the converter switching frequency (typical 2.4 MHz)
- · L is the selected inductor value
- η is the estimated converter efficiency (use the number from the efficiency curves or 0.80 as an assumption)
- The calculation must be done for the minimum input voltage which is possible to have in boost mode

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. It's recommended to choose an inductor with a saturation current 20% higher than the value calculated using 5 Resible inductors are listed in 5 9-3.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

### 9.2.2.3 Step Three: Capacitor Selection

#### 9.2.2.3.1 Input Capacitors

To improve transient behavior of the regulator and EMI behavior of the total power supply circuit, this design suggests a minimum input capacitance of 20  $\,\mu$  F. Place a ceramic capacitor placed as close as possible to the VIN and PGND pins of the device.

#### 9.2.2.3.2 Output Capacitor

For the output capacitor, use of a small ceramic capacitor placed as close as possible to the VOUT and PGND pins of the device is recommended. If, for any reason, the application requires the use of large capacitors which can not be placed close to the device, use a smaller ceramic capacitor in parallel to the large capacitor. The small capacitor should be placed as close as possible to the VOUT and PGND pins of the device. The recommended typical output capacitor value is  $66 \, \mu F$  with a variance as outlined in  $\frac{1}{5} \, 9-1$ .

There is also no upper limit for the output capacitance value. Larger capacitors cause lower output voltage ripple as well as lower output voltage drop during load transients.

When choosing input and output capacitors, it needs to be kept in mind, that the value of capacitance experiences significant losses from their rated value depending on the operating temperature and the operating DC voltage. It is not uncommon for a small surface mount ceramic capacitor to lose 50% and more of its rated capacitance. For this reason, it is important to use a larger value of capacitance or a capacitor with higher voltage rating in order to ensure the required capacitance at the full operating voltage.

### 9.2.2.3.3 Bypass Capacitor

To make sure that the internal control circuits are supplied with a stable low noise supply voltage, a capacitor is connected between VAUX and GND. Using a ceramic capacitor with a value of 0.1  $\mu$  F is recommended. The capacitor needs to be placed close to the VAUX pin. The value of this capacitor should not be higher than 0.22  $\mu$  F.

### 9.2.2.4 Step Four: Setting the Output Voltage


When the adjustable output voltage version TPS63060 is used, the output voltage is set by the external resistor divider. The resistor divider must be connected between VOUT, FB and GND. When the output voltage is regulated properly, the typical value of the voltage at the FB pin is 500mV. The maximum recommended value for the output voltage is 8V. The current through the resistive divider should be about 100 times greater than the current into the FB pin. The typical current into the FB pin is 0.01  $\mu$ A, and the voltage across the resistor between FB and GND, R<sub>2</sub>, is typically 500 mV. Based on these two values, the recommended value for R2 should be lower than 500 k $\Omega$ , in order to set the divider current at 3  $\mu$ A or higher. It is recommended to keep the value for this resistor in the range of 200 k $\Omega$ . From that, the value of the resistor connected between the VOUT pin and the FB pin, (R1) depending on the needed output voltage can be calculated using  $\mathcal{F}$ £ $\mathcal{E}$ 6.


$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right)$$
 (6)

Place a small capacitor (C4, 10 pF) in parallel with R2 when using the power save mode and the adjustable version, to provide filtering and improve the efficiency at light load.




#### 9.2.3 Application Curves










Product Folder Links: TPS63060 TPS63061



### 10 Power Supply Recommendations

The TPS6306x device family has no special requirements for its input power supply. The input supply output current must be rated according to the supply voltage, output voltage and output current of the TPS6306x.

### 11 Layout

### 11.1 Layout Guidelines

For all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input capacitor, output capacitor, and the inductor should be placed as close as possible to the device. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the device.

The feedback divider should be placed as close as possible to the control ground pin of the device. To lay out the control ground, short traces are recommended as well, separation from the power ground traces. This avoids ground shift problems, which can occur due to superimposition of power ground current and control ground current.

### 11.2 Layout Example




图 11-1. TPS6306x Layout

### 12 Device and Documentation Support

### 12.1 Device Support

### 12.1.1 Development Support

- TPS63060EVM-619 2.25-A, Buck-Boost Converter Evaluation Module (click here)
- TPS63060EVM-619 Gerber Files (SLVC409)
- TPS63060 PSpice Transient Model (SLVM477)

### **12.2 Documentation Support**

#### 12.2.1 Related Documentation

For related documentation see the following:

- Design Calculations for Buck-Boost Converters (SLVA535)
- Extending the Soft-Start Time in the TPS63010 Buck-Boost Converter (SLVA553)
- Different Methods to Drive LEDs Using TPS63xxx Buck-Boost Converters (SLVA419)

### 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.4 Community Resources

#### 12.5 Trademarks

Buck-Boost Overlap Control™ is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS63060 TPS63061

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com

17-Jun-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(.,	(=)			(0)	(4)	(5)		(0)
TPS63060DSCR	Active	Production	WSON (DSC)   10	3000   LARGE T&R	Yes	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	QUJ
TPS63060DSCR.A	Active	Production	WSON (DSC)   10	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QUJ
TPS63060DSCR.B	Active	Production	WSON (DSC)   10	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QUJ
TPS63060DSCRG4	Active	Production	WSON (DSC)   10	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QUJ
TPS63060DSCRG4.A	Active	Production	WSON (DSC)   10	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QUJ
TPS63060DSCRG4.B	Active	Production	WSON (DSC)   10	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QUJ
TPS63060DSCT	Active	Production	WSON (DSC)   10	250   SMALL T&R	Yes	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	QUJ
TPS63060DSCT.B	Active	Production	WSON (DSC)   10	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QUJ
TPS63061DSCR	Active	Production	WSON (DSC)   10	3000   LARGE T&R	Yes	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	QUK
TPS63061DSCR.A	Active	Production	WSON (DSC)   10	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QUK
TPS63061DSCR.B	Active	Production	WSON (DSC)   10	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QUK
TPS63061DSCRG4	Active	Production	WSON (DSC)   10	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QUK
TPS63061DSCRG4.A	Active	Production	WSON (DSC)   10	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QUK
TPS63061DSCRG4.B	Active	Production	WSON (DSC)   10	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QUK
TPS63061DSCT	Active	Production	WSON (DSC)   10	250   SMALL T&R	Yes	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	QUK
TPS63061DSCT.B	Active	Production	WSON (DSC)   10	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QUK

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

## **PACKAGE OPTION ADDENDUM**

www.ti.com 17-Jun-2025

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS63060:

Enhanced Product: TPS63060-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Jun-2025

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS63060DSCR	WSON	DSC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS63060DSCRG4	WSON	DSC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS63060DSCT	WSON	DSC	10	250	180.0	12.5	3.3	3.3	1.1	8.0	12.0	Q2
TPS63061DSCR	WSON	DSC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS63061DSCRG4	WSON	DSC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS63061DSCT	WSON	DSC	10	250	180.0	12.5	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com 18-Jun-2025



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS63060DSCR	WSON	DSC	10	3000	356.0	356.0	35.0
TPS63060DSCRG4	WSON	DSC	10	3000	356.0	356.0	35.0
TPS63060DSCT	WSON	DSC	10	250	205.0	200.0	33.0
TPS63061DSCR	WSON	DSC	10	3000	356.0	356.0	35.0
TPS63061DSCRG4	WSON	DSC	10	3000	356.0	356.0	35.0
TPS63061DSCT	WSON	DSC	10	250	205.0	200.0	33.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4207383/F





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. Small Outline No-Lead (SON) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



# DSC (S-PWSON-N10)


### PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

# DSC (S-PWSON-N10)

## PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



### 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司