# Evaluation of RVV-enabled COTS platforms with matrix multiplication and Exo

International workshop on RISC-V for HPC at ISC25

Francisco D. Igual
Universidad Complutense de Madrid (Spain)

Adrián Castelló Enrique S. Quintana-Ortí Universitat Politècnica de València (Spain)

**Héctor Martínez** *Universidad de Córdoba (Spain)* 

Sandra Catalán Universitat Jaume I de Castelló (Spain)









# Agenda

- 1. Introduction
- 2. GEMM basics
- 3. Automatic GEMM generation with EXO
- 4. Experimental evaluation
- 5. Conclusions

# Introduction


- RISC-V: open ISA, extension-based
- RVV (RISC-V "v" extension): vector extension for RISC-V
  - Standardized (v. 1.0) in september 2021
  - Vector-length agnostic
    - SIMD
    - Long-vector vector units
    - Matrix extensions (IME proposal, sharing RVV state/registers)
  - Toolchains, simulators and implementations already available
    - COTS (Commercial-off-the-shelf) platforms in the market


# Introduction (II)

- RVV is vector-length agnostic by design
  - Portability across architectures, even with different VLEN
- Generating new (optimized) code for a new architecture is still a challenge
  - Micro-architectural details
  - Different cache characteristics
  - RVV version support (platforms only compliant with RVV 0.7.1)
- A prototypical example: General Matrix-Matrix Multiplication (GEMM)
- Automatic code generation to the rescue
  - Alternatives: TVM, MLIR, Halide, EXO

# (High-performance) GEMM in a nutshell


- GEMM (General Matrix-Matrix Multiplication)
  - Typical benchmark to showcase the peak (artithmetic) performance of a new architecture
  - Base of many higher-level libraries and applications
- High-performance libraries (e.g. BLIS, OpenBLAS) follow GotoBLAS approach
  - Macro-kernel (five loops) + Packing routines + Micro-kernel
    - Loop strides (mc, nc, kc) + packing routines aim at exploiting cache hierarchy and allow unit-stride loads/stores
  - Micro-kernel:
    - Typically developed using intrinsics and/or assembly code
    - Techniques to maximize register use and leverage arithmetic capabilities of the core. Parametrized by (mr, nr)





# GEMM micro-kernel flavors

- Different strategies to implement the outer-product
  - Loop L6 (micro-kernel)



```
.L3:
                  # BCAST-AB
      addi
                  t1,a5,4
                  a7, a5,8
      addi
                  a0, a5, 12
      addi
      addi
                 a2,a2,1
 6
      vle32.v
                 v24,0(a3)
      vlse32.v
                 v8,0(a5),zero
      vlse32.v
                 v31,0(t1),zero
      vlse32.v
                 v30,0(a7),zero
10
      vlse32.v
                 v29,0(a0),zero
11
      add
                  a3,a3,a4
12
                  a5, a5, a6
      add
13
      vfmacc.vv v25, v24, v8
14
      vfmacc.vv v28, v24, v31
15
      vfmacc.vv v27, v24, v30
16
      vfmacc.vv v26, v24, v29
17
                  a1,a2,.L3
      bne
```

```
.L3:
                    # GATHER-AB
      addi
                    a2,a2,1
      vle32.v
                    v24,0(a3)
      vle32.v
                    v25,0(a5)
      add
                    a3,a3,a4
      vrgather.vi
                    v9, v25,0
      vrgather.vi
                    v8, v25,1
 8
      vrgather.vi
                    v31, v25,2
 9
      vrgather.vi
                    v30, v25,3
                    a5, a5, a6
10
      add
                    v26, v24, v9
      vfmacc.vv
12
      vfmacc.vv
                    v29, v24, v8
13
      vfmacc.vv
                    v28, v24, v31
14
                    v27, v24, v30
      vfmacc.vv
15
                    a1,a2,.L3
      bne
```

```
1
    .L3:
                  # DIRECT
                  fa2,0(a5)
      flw
                  fa3,4(a5)
      flw
                 fa4,8(a5)
      flw
     flw
                 fa5,12(a5)
                  a2,a2,1
      addi
      vle32.v
                  v24,0(a3)
                  a5, a5, a6
      add
 9
                  a3,a3,a4
      add
      vfmacc.vf v25,fa2,v24
11
      vfmacc.vf
                 v28,fa3,v24
12
      vfmacc.vf
                 v27, fa4, v24
13
      vfmacc.vf
                 v26,fa5,v24
14
                  a1,a2,.L3
      bne
```

## **EXO**

- Domain Specific Language for low-level Performance Engineers.
- Transforms simple Python code into high-performance C code.
- UC Berkeley (<a href="https://github.com/exo-lang/exo">https://github.com/exo-lang/exo</a>)
- Support for different vector ISAs (AVX, AVX512, Neon, SVE, RVV)
- HPC experience required!!!



```
EXO GENERATOR (I)
 1 # Simplified micro-kernel definition
 2 @proc
 3 def rvv_ukernel_f32( MR: size, NR: size, KC: size,
 4 alpha: f32[1], Ac: f32[KC, MR] @ DRAM,
 5 Bc: f32[KC, NR] @ DRAM, beta: f32[1],
 6 C: f32[NR, MR] @ DRAM,):
 9 for k in seq(0, KC):
      for j in seq(0, NR):
         for i in seq(0, MR):
          C[j, i] += Ac[k,i] * Bc[k,j]
14 # BLOCK 1
15 p = rename(rvv_ukernel_f32, f"rvv_ukernel_8x6_f32")
16 p = p.partial_eval(MR=8,NR=6)
18 # BLOCK 2
19 p = divide_loop(p,'i', vl, ['it','itt'])
20 p = divide_loop(p,'j', vl, ['jt','jtt'])
22 # BLOCK_3
24 \text{ Cp} = 'C[j, 4 * it + itt]'
25 p = stage_mem(p, 'C[_] += _', Cp, 'C_reg')
28 p = expand_dim(p, 'C_reg', vl, 'itt', ...)
29 p = expand_dim(p, 'C_reg', MR//vl, 'it', ...)
30 p = expand_dim(p, 'C_reg', NR, 'j', ...)
32 # 3) Move the register declaration to the top
33 p = lift_alloc(p, 'C_reg', n_lifts=4)
35 # 4) Extract the C load and store from the k-loop
36 p = autofission(p, p.find('C_reg[_] = _').after(),
                   n_lifts=4)
38 p = autofission(p, p.find('C[_] = _').before(),
                   n lifts=4)
41 # 5) Replace the indicated loops by RVV intrinsics
42 p = replace(p, 'for itt in _: _', rvv_vld_4xf32)
43 p = replace(p, 'for itt in _: _', rvv_vst_4xf32)
45 # 6) Set the C_reg memory to RVV
46 p = set_memory(p, 'C_reg', RVV)
```

**Starting point: simplified EXO code for GEMM micro-kernel** 

### Step1. Specify kernel for mr, nr Resulting EXO generated code: **EXO GENERATOR** # RESULTING EXO GENERATED CODE def rvv\_ukernel\_8x6\_f32( KC:size, alpha:f32[1] @DRAM, Ac: f32[KC, 8] @DRAM, Bc: f32[KC, 6] @DRAM, beta: f32[1] @DRAM, C: f32[6, 8] @DRAM): for k in seq(0, KC): for j in seq(0, 6): for i in seq(0, 8): C[j, i] += Ac[k, i] \* Bc[k, j]

```
. .
                    EXO GENERATOR (I)
 1 # Simplified micro-kernel definition
 2 @proc
 3 def rvv_ukernel_f32( MR: size, NR: size, KC: size,
 4 alpha: f32[1], Ac: f32[KC, MR] @ DRAM,
 5 Bc: f32[KC, NR] @ DRAM, beta: f32[1],
 6 C: f32[NR, MR] @ DRAM,):
 9 for k in seq(0, KC):
      for j in seq(0, NR):
         for i in seq(0, MR):
          C[j, i] += Ac[k,i] * Bc[k,j]
14 # BLOCK 1
15 p = rename(rvv_ukernel_f32, f"rvv_ukernel_8x6_f32")
16 p = p.partial_eval(MR=8,NR=6)
18 # BLOCK 2
19 p = divide_loop(p,'i', vl, ['it','itt'])
20 p = divide_loop(p,'j', vl, ['jt','jtt'])
22 # BLOCK_3
23 # 1) Map C buffer to vectorial register C reg
24 \text{ Cp} = 'C[j, 4 * it + itt]'
25 p = stage_mem(p, 'C[_] += _', Cp, 'C_reg')
28 p = expand_dim(p, 'C_reg', vl, 'itt', ...)
29 p = expand_dim(p, 'C_reg', MR//vl, 'it', ...)
30 p = expand_dim(p, 'C_reg', NR, 'j', ...)
32 # 3) Move the register declaration to the top
33 p = lift_alloc(p, 'C_reg', n_lifts=4)
35 # 4) Extract the C load and store from the k-loop
36 p = autofission(p, p.find('C_reg[_] = _').after(),
                   n_lifts=4)
38 p = autofission(p, p.find('C[_] = _').before(),
                   n lifts=4)
42 p = replace(p, 'for itt in _: _', rvv_vld_4xf32)
43 p = replace(p, 'for itt in _: _', rvv_vst_4xf32)
45 # 6) Set the C_reg memory to RVV
46 p = set_memory(p, 'C_reg', RVV)
```

#### **Step2. Loop structure**

- Adapt loop to VL of target architecture
- Loop i (traverses mr) Split to fit elements per vector
  - E.g. FP32 elements per vector register
- Loop i divided by vl (4)
  - Loops it and itt created

#### **Resulting EXO generated code:**

```
# C += Ac * Bc
for k in seq(0, KC):
   for j in seq(0, 6):
    for it in seq(0, 2):
      for itt in seq(0, 4):
        C[j, itt + 4 * it] +=
        Ac[k, itt + 4 * it] * Bc[k, j]
```

```
. .
                    EXO GENERATOR (I)
 1 # Simplified micro-kernel definition
 2 @proc
 3 def rvv_ukernel_f32( MR: size, NR: size, KC: size,
 4 alpha: f32[1], Ac: f32[KC, MR] @ DRAM,
 5 Bc: f32[KC, NR] @ DRAM, beta: f32[1],
 6 C: f32[NR, MR] @ DRAM,):
 9 for k in seq(0, KC):
      for j in seq(0, NR):
         for i in seq(0, MR):
          C[j, i] += Ac[k,i] * Bc[k,j]
14 # BLOCK 1
15 p = rename(rvv_ukernel_f32, f"rvv_ukernel_8x6_f32")
16 p = p.partial_eval(MR=8,NR=6)
18 # BLOCK 2
19 p = divide_loop(p,'i', vl, ['it','itt'])
20 p = divide_loop(p,'j', vl, ['jt','jtt'])
22 # BLOCK_3
23 # 1) Map C buffer to vectorial register C reg
24 \text{ Cp} = 'C[i, 4 * it + itt]'
25 p = stage_mem(p, 'C[_] += _', Cp, 'C_reg')
28 p = expand_dim(p, 'C_reg', vl, 'itt', ...)
29 p = expand_dim(p, 'C_reg', MR//vl, 'it', ...)
30 p = expand_dim(p, 'C_reg', NR, 'j', ...)
32 # 3) Move the register declaration to the top
33 p = lift_alloc(p, 'C_reg', n_lifts=4)
35 # 4) Extract the C load and store from the k-loop
36 p = autofission(p, p.find('C_reg[_] = _').after(),
                   n_lifts=4)
38 p = autofission(p, p.find('C[_] = _').before(),
                   n lifts=4)
41 # 5) Replace the indicated loops by RVV intrinsics
42 p = replace(p, 'for itt in _: _', rvv_vld_4xf32)
43 p = replace(p, 'for itt in _: _', rvv_vst_4xf32)
45 # 6) Set the C_reg memory to RVV
46 p = set_memory(p, 'C_reg', RVV)
```

#### Step3. C matrix

- Binds C (mr x nr) to vector registers
- Sets register type to RVV registers
- Replaces vectorized loads/stores by vector intrinsics (RVV)

#### **Resulting EXO generated code:**

```
EXO GENERATOR
def rvv ukernel 8x6 f32( ... )
  # Registers for C
 C_reg: f32[6, 2, 4] @ RVV
  # Load C to registers
  for j in seq(0, 6):
   for it in seq(0, 2):
     rvv_vld_4xf32(
       C_reg[j, it, 0:4],
       C[j, 4 * it:4 * it + 4], 4)
  # C += Ac * Bc omitted
  # Store C from registers
  for j in seq(0, 6):
   for it in seq(0, 2):
      rvv_vst_4xf32(
         C[j, 4 * it:4 * it + 4],
         C_reg[j, it, 0:4], 4 )
```

```
EXO GENERATOR (II)
47 # 1) Map Ac buffer to vectorial register A_reg
48 p = bind_expr(p, 'Ac[_]', 'A_reg')
51 p = expand_dim(p, 'A_reg' , vl, 'itt', ...)
52 p = expand_dim(p, 'A_reg', MR//vl, 'it', ...)
55 p = lift_alloc(p, 'A_reg', n_lifts=4)
57 # 4) Move the Ac load to the k-loop
58 p = autofission(p, p.find('A_reg[_] = _').after(),
                   n lifts=3)
61 # 5) Replace the itt loop by RVV intrinsics
62 p = replace(p, 'for itt in _: _', rvv_vld_4xf32)
65 p = set_memory(p, 'A_reg', RVV)
67 # BLOCK 5
68 # 1) Divide the j loop by a factor vl
69 p = divide_loop(p,'j', vl, ['jt','jtt'])
71 # 2) Map Bc buffer to vectorial register Btmp
72 p = bind_expr(p, 'Bc[_]', 'Btmp')
75 p = bind_expr(p, 'Btmp', 'B_reg')
77 # 4) Build a 2D structure of B_reg and Btmp
78 p = expand_dim(p, 'Btmp' , vl, 'jtt', ...)
79 p = expand_dim(p, 'B_reg', vl, 'itt', ...)
80 p = expand_dim(p, 'B_reg', NR, 'jt * 4 + jtt', ...)
83 p = lift_alloc(p, 'B_reg', n_lifts=5)
84 p = lift_alloc(p, 'Btmp', n_lifts=5)
86 # 6) Move the Bc load to the k-loop
87 p = autofission(p, p.find('B_reg[_] = _').after(),
                   n_lifts=4)
89 p = autofission(p, p.find('Btmp[_] = _').after(),
                   n_lifts=2)
92 # 7) Replace the itt loop by RVV intrinsics
93 p = replace(p, 'for jtt in _: _', rvv_vld_4xf32)
94 p = replace(p, 'for itt in _: _', rvv_gather_4xf32)
96 # 8) Set the A_reg memory to RVV
97 p = set_memory(p, 'B_reg', RVV)
98 p = set_memory(p, 'Btmp', RVV)
100 # BLOCK 6
101 p = unroll loop(p,'it')
102 p = unroll_loop(p,'jt')
105 p = unroll_buffer(p, 'A_reg', 0)
```

#### Step4. Operand Ac

- Schedules vectorized loads for Ac
- Maps submatrix Ac to vector (RVV) registers
- Replaces itt loop with RVV vector load

#### **Resulting EXO generated code:**

```
EXO GENERATOR (II)
47 # 1) Map Ac buffer to vectorial register A_reg
48 p = bind_expr(p, 'Ac[_]', 'A_reg')
51 p = expand dim(p, 'A reg', vl, 'itt', ...)
52 p = expand_dim(p, 'A_reg', MR//vl, 'it', ...)
55 p = lift_alloc(p, 'A_reg', n_lifts=4)
57 # 4) Move the Ac load to the k-loop
58 p = autofission(p, p.find('A_reg[_] = _').after(),
                   n lifts=3)
61 # 5) Replace the itt loop by RVV intrinsics
62 p = replace(p, 'for itt in _: _', rvv_vld_4xf32)
64 # 6) Set the A_reg memory to RVV
65 p = set_memory(p, 'A_reg', RVV)
67 # BLOCK 5
68 # 1) Divide the j loop by a factor vl
69 p = divide_loop(p,'j', vl, ['jt','jtt'])
71 # 2) Map Bc buffer to vectorial register Btmp
72 p = bind_expr(p, 'Bc[_]', 'Btmp')
75 p = bind_expr(p, 'Btmp', 'B_reg')
77 # 4) Build a 2D structure of B_reg and Btmp
78 p = expand_dim(p, 'Btmp' , vl, 'jtt', ...)
79 p = expand_dim(p, 'B_reg', vl, 'itt', ...)
80 p = expand_dim(p, 'B_reg', NR, 'jt * 4 + jtt', ...)
83 p = lift_alloc(p, 'B_reg', n_lifts=5)
84 p = lift_alloc(p, 'Btmp', n_lifts=5)
86 # 6) Move the Bc load to the k-loop
87 p = autofission(p, p.find('B_reg[_] = _').after(),
                   n_lifts=4)
89 p = autofission(p, p.find('Btmp[_] = _').after(),
                   n_lifts=2)
92 # 7) Replace the itt loop by RVV intrinsics
93 p = replace(p, 'for jtt in _: _', rvv_vld_4xf32)
94 p = replace(p, 'for itt in _: _', rvv_gather_4xf32)
96 # 8) Set the A_reg memory to RVV
97 p = set_memory(p, 'B_reg', RVV)
98 p = set_memory(p, 'Btmp', RVV)
100 # BLOCK 6
101 p = unroll loop(p,'it')
102 p = unroll_loop(p,'jt')
105 p = unroll_buffer(p, 'A_reg', 0)
```

#### Step4. Operand Bc

- Schedules vectorized loads for Bc
- For GATHER-AB variant:
  - Divide loop j by factor VL (create jt, jtt)
  - Maps vector registers for Bc
  - Replaces jtt by vector loads (RVV)
  - Replaces itt by gather intrinsic (RVV)

#### Resulting EXO generated code (BCAST-AB):

```
EXO GENERATOR
def rvv ukernel 8x6 f32( ... )
 # C load omitted for brevity
 A reg: R[2, 4] @ RVV
 Btmp: R[1, 4] @ RVV
 B req: R[6, 4] @ RVV
 for k in seq(0, KC):
  for it in seq(0, 2):
     rvv_vld_4xf32(
       A_reg[it, 0:4],
       Ac[k, 4 * it:4 + 4 * it], 4)
   # Load Bc to registers
   for jt in seq(0, 1):
     rvv vld 4xf32(
       B_tmp[0:4],
       Bc[k, 4 * jt:4 + 4 * jt], 4)
     for jtt in seq(0, 4):
       rvv_gather_4xf32(
         B_{reg[jtt + 4 * jt, 0:4]}
         B_tmp[0:4], jtt, 4)
```


# Experimental setup (I)

Four state-of-the-art COTS platforms with RVV support


Name	SBC	Processor	-	#Cores			
		XuanTie C906 XuanTie C908		1 1	$0.7.1 \\ 1.0$	1 1	$\frac{128}{128}$
C910	LicheePi 4a	XuanTie C910 SpaceMiT K1	1.85	4 8	$0.7.1 \\ 1.0$	2 1	128 $256$

- EXO generated codes compiled via GCC
- Single-precision (FP32). Similar qualitative results for FP64
- Goals:
  - 1. Extract insights on optimal micro-kernel flavor and shape for each architecture
  - 2. Differences in micro-kernel flavor and shape across architectures
  - 3. Comparative performance analysis of GEMM macro-kernel with optimal micro-kernel and CCPs


# Performance heatmaps




### Best ukernel flavor for an architecture (C906 vs. C908)




## Best ukernel flavor for an architecture (C910 vs. K1)




# Comparative GEMM performance (1 core)



# Comparative GEMM performance (multi-core)



# Overall comparison (performance and throughput)



## Conclusions

- Leveraged RVV backend and support for RVV
  - VL agnostic
  - Complete library of instructions-to-intrinsics mappings
- Evaluated on 4 different COTS platforms
  - Significant differences between flavors and micro-kernel shapes
  - Comparative performance and micro-kernel selection for GEMM macro-kernel
- Code availability and RVV backend in EXO







GENERATOR

**GEMM BENCHMARKS** 

**EXO** 

# Evaluation of RVV-enabled COTS platforms with matrix multiplication and Exo

International workshop on RISC-V for HPC at ISC25

Francisco D. Igual
Universidad Complutense de Madrid (Spain)

Adrián Castelló Enrique S. Quintana-Ortí Universitat Politècnica de València (Spain)

**Héctor Martínez** *Universidad de Córdoba (Spain)* 

Sandra Catalán Universitat Jaume I de Castelló (Spain)







