

# Web-Based Simulator of Superscalar RISC-V Processors

### Jiri Jaros, Michal Majer, Jakub Horky, and Jan Vavra

Brno University of Technology, Faculty of Information Technology Božetěchova 1/2, 612 66 Brno - Královo Pole jiri.jaros@vut.cz





# I Motivation



### Bridge the Educational Gap

Provide HPC developers with an accessible, hands-on tool to explore and understand superscalar RISC-V processor architectures.


### Empower Developers

Equip users with skills to design processors and optimize code for performance, cost efficiency, and power consumption.

### User-Friendly Customization

Enhance the learning experience with a customizable interface and robust tools for performance analysis to address modern

computing challenges.







**Live Demo** 

# Key Features



#### User-Friendly Interface

Simple and illustrative web presentation with detailed information on each block and instruction.

#### Fully Configurable Processors

Customize issue width, register files, reorder, load and store buffers, branch predictors, functional and memory units, along with cache memory settings including size, associativity, cache line size, and replacement strategy.

#### Forward and Backward Simulation

Flexibility to simulate in both directions for thorough analysis.

#### GCC Compiler Interface

Build C code into assembly using various optimization levels with syntax highlighting and pairing between C and assembly code.

#### Comprehensive Performance Statistics

Access static and dynamic metrics such as FLOPs, IPC, branch prediction accuracy, unit utilization and cache hit rate.


#### Benchmark CLI:

Command-line interface for benchmarking complex programs.

### **Web-Based User Interface**


# I Graphical User Interface – Simulation View






# I Graphical User Interface – Menu Panel






# I Graphical User Interface – Simulation Navigation





# I Graphical User Interface – Simulation Status






### **Simulation View**


# I Graphical User Interface – Processor Front-End






# I Graphical User Interface – Out-of-Order Engine






# I Graphical User Interface – Load and Store Units






# I Graphical User Interface – Memory Subsystem





# I Graphical User Interface – Register Fields






# **Processor Configuration**

# ■ Processor Configuration – OoO and Func. Units Config ■ TITEL





Branch



# ■ Processor Configuration – Cache and Memory







### **Code Editor**

# I Code Editor



```
Optimization
                        // 1) Define your own matrix in memory tab

    Do not optimize

                                                                                                                  Check
                           extern int matrix[];
 Optimize (O2)
                                                                                                        transpose:
                           // 2) Change the dimensions
 Optimize (O3)
                                                                                                            ble a2, zero,.L1
                           #define rows c 30
                                                                                                            slli t3,a3,2
                           #define cols c 30


    Optimize for size

                                                                                                            add a6,a1,t3
                           int result[rows_c*cols_c] = {0};
                                                                                                            slli a7,a2,2
                                                                                                            li t1,0
     // Function to transpose a matrix
                                                                                                     7
                                                                                                        .L3:
                           void transpose(int *dst, int *src, int rows, int cols) {
                                                                                                            sub a5,a6,t3
                               for (int i = 0; i < rows; i++) {
                                                                                                            mv a4,a0
                       11
                                  for (int j = 0; j < cols; j++) {
  Load Example
                                                                                                    10
                                                                                                            ble a3, zero, .L6
                       12
                                      dst[j * rows + i] = src[i * cols + j];
                                                                                                   11
                                                                                                        .L4:
                       13
                                                                                                   12
                                                                                                            lw a1,0(a5)
                       14
  Show Memory
                                                                                                            addi a5,a5,4
                                                                                                   13
                       15
                                                                                                    14
                                                                                                            sw a1,0(a4)
Tips for writing code
                                                                                                   15
                                                                                                            add a4,a4,a7
                           int main() {
                                                                                                    16
                                                                                                            bne a5,a6,.L4
                             transpose(result, matrix, rows c, cols c);
                                                                                                   17
                                                                                                        .L6:
                       19
                                                                                                    18
                                                                                                            addi t1,t1,1
                       20
                                                                                                    19
                                                                                                            addi a0,a0,4
                                                                                                            add a6,a6,t3
                                                                                                    20
                                                                                                    21
                                                                                                            bne a2,t1,.L3
                                                                                                    22
                                                                                                        .L1:
                                                                                                    23
                                                                                                            ret
                                                                                                    24
                                                                                                        main:
                                                                                                    25
                                                                                                            addi sp,sp,-16
                                                                                                            lla a0, result
                                                                                                    26
```

li a3,30

# I Memory Editor





### **Simulation Statistics**

# I Simulation Statistics – Basic Overview






Clocks

58

Branch Prediction Accuracy

**Functional Units** 

55.56%




#### **Dynamic Instruction Mix** Instruction mix of committed instructions Proportion Category Value 7 23.33% Integer 0 0.00% Float **Branch** 9 30.00% 14 46.67% Memory 0 0.00% Other Chart Table

Name	Busy Cycles	Utilization
L_S	27	46.55%
FX	19	32.76%
Branch	0	0.00%
Memory	17	29.31%
FP	0	0.00%

# I Simulation Statistics – Advanced View





# **Implementation and Deployment**

# I Under the Hood





- Fully Containerized Solution:
  - Implemented in Docker for seamless deployment and scalability.
- Extensive Static Unit Testing
  Achieves 83% code coverage.
- Robust Dynamic Testing:

Supports 100 concurrent users with a median latency under 1.2 seconds on an Intel i5-8300 laptop with 16GB RAM.



**Source Codes** 





# I Conclusions



#### Accessibility

The simulator simplifies understanding of superscalar RISC-V processors for education and research.

### Versatility

Supports C/assembly programs, code optimization, and architectural benchmarking.

#### Impact:

Empowers IT students and HPC developers to optimize code and design custom RISC-V processors.

### Adoption

It is currently used by 200+ students in the Computation Systems Architectures course at Brno University of Technology.

# I Future Work



#### Processor Enhancements

Add advanced features like vector units, pipelined functional units, improved branch predictors, and deeper cache hierarchies.

#### Development Tools

Improve the code editor and debugging environment with features like breakpoints, watches, dynamic memory allocation, and atomic operations.

### Expanded Metrics

Incorporate runtime statistics for chip area estimation and power consumption analysis using realistic manufacturing technology.

#### Community Engagement

Continue development and improvement via open-source contributions on GitHub and increase accessibility through the live simulator instance.

# Acknowledgement



This simulator was brought to life by three talented master's students, guided by an enthusiastic supervisor.



Michal Majer



Jakub Horky



Jan Vavra



Jiri Jaros