

REV: SCALABLE HPC WORKLOAD SIMULATION USING RISC-V IN SST

JOHN LEIDEL

CHIEF SCIENTIST, TACTICAL COMPUTING LABS





OUTLINE

- RISC-V FOR HPC
- WHAT IS SST?
- WHAT IS REV?
- REV ARCHITECTURE
- REV SCALABILITY




RISC-V FOR HPC



RISC-V FOR HPC

- US DOE, DOD, NASA, EU AND OTHERS ARE EXPLORING THE USE OF RISC-V FOR PRIMARY AND ACCELERATOR COMPUTE MECHANISMS FOR HPC AND AI
- NO CURRENT HARDWARE PLATFORMS TO EXPERIMENT WITH DESIGN TRADEOFFS!
- NO CURRENT PLATFORMS TO DO SOFTWARE PERFORMANCE EXPERIMENTS!
- WHAT ABOUT SIMULATION??








RISC-V SIMULATION LANDSCAPE

- SPIKE (RISC-V GOLDEN MODEL)
- QEMU
- GEM5
- LITTLE/NO SUPPORT FOR FULL SYSTEM SIMULATION!










Use our current HPC to simulate the next HPC!




WHAT IS SST?



STRUCTURAL SIMULATION TOOLKIT (SST)


- SST is a PDES Framework
- DIVIDED INTO TWO LIBRARIES
- SST CORE
 - TRACKS SIMULATION TIME
 - TRANSPORTS MESSAGES BETWEEN COMPONENTS
 - SIMULATION CREATION AND TEARDOWN
 - PROVIDES SERVICES:
 - STATISTIC TRACKING
 - DEBUG
 - THREADING (SOME)
 - MEMORY MANAGEMENT (SOME)
 - PRESENTS AN API
 - LIKELY UNNECESSARY FOR YOU TO MODIFY.
- SST ELEMENTS
 - LIBRARY OF COMPONENTS
 - What you will actually use to sim






STRUCTURAL SIMULATION TOOLKIT (SST) (CONT)

- SST ELEMENTS
 - LIBRARY OF COMPONENTS
 - WHAT YOU WILL ACTUALLY USE TO CONSTRUCT YOUR SIMULATION
- LARGE LIBRARY OF FUNDAMENTAL COMPONENTS
 - CPU MODELS
 - TRACE AND EXECUTION DRIVEN
 - MEMORY MODELS
 - CACHE, DRAM, HBM, HMC
 - INTERCONNECT MODELS
 - NoC
 - HPC NETWORKS
- COMPONENT APIS WELL DEFINED TO ALLOW COMPOSITION OF LARGER SYSTEMS
- CREATE FULL CUSTOM ELEMENTS FOR ANY SIMULATION



SST INTERNAL ARCHITECTURE





WHAT IS REV?



WHAT IS REV?


- REV IS A CYCLE-BASE CPU SIMULATION COMPONENT THAT DIRECTLY INTERFACES WITH SANDIA'S SST PDES
 - STAND-ALONE SHARED LIBRARY
- BARE METAL SIMULATION INFRASTRUCTURE
- LOADS & EXECUTES ELF BINARIES (NOT TRACES!)
- Supports interfacing with external memory components (DDR, HBM, etc.)
- Supports interfacing with external network components (Merlin)
- REASONABLE INSTRUCTION PERFORMANCE
 - ~3MIPS





REV FEATURES

- SUPPORT FOR RV32 AND RV64G XLENs
- SUPPORTS EXTENSIONS:
 - OPEN SOURCE: IMAFDC, ZICBOM
 - CLOSED SOURCE: VECTOR
- SUPPORT FOR MULTI-CORE, MULTI-HART AND MULTI-CORE + MULTI-HART
- SUPPORT FOR HETEROGENEOUS SOC'S
- SUPPORT FOR USER-DEFINED COPROCESSORS





REV EXTENSIBILITY

- EXTENSIONS ARE DEFINED USING A WELL-DEFINED TABLE— GENERATED INTERFACE
 - TABLES FEED THE CRACK+DECODE INTERFACE AS WELL AS THE INDIVIDUAL INSTRUCTION IMPLEMENTATIONS
- ADDING EXTENSIONS IS A WELL-DEFINED, DOCUMENTED PROCESS
- EXTENSIONS ARE NOT REQUIRED TO HANDLE EXPLICIT DECODING, HAZARDING OR OTHER ARBITRATION LOGIC
- EACH INSTRUCTION CAN RESIDE IN THE PIPELINE FOR A USER-DEFINED PERIOD OF TIME (CAN BE SET DYNAMICALLY AT RUNTIME)

- User-defined coprocessors can be loaded as shared library objects in order to implement nonstandard RISC-V functionality
- COPROCESSORS ARE HANDLED VIA UNIMPLEMENTED INSTRUCTION TRAPS
- COPROCESSORS CAN SUPPORT NON-STANDARD RISC-V ENCODING, BUT MAINTAIN ACCESS TO REGISTER STATE AND MEMORIES



REV EXTENSIBILITY

- REV HAS BEEN UTILIZED FOR THE IARPA AGILE PROGRAM TO SIMULATE LARGE-SCALE HPC SYSTEMS
- WE HAVE CONSTRUCTED MODELS THAT INTERFACE WITH CUSTOM COPROCESSORS, EXTERNAL ACCELERATORS, NOCS, RDMA NETWORKS AND COMPLEX MEMORY HIERARCHIES
- Initial scalability tests have evolved to simulations exceeding 78,000 Rev CPUs connected to memories and networks
 - LARGEST SST SIMULATIONS TO DATE
 - LARGEST RISC-V SIMULATIONS TO DATE





https://www.iarpa.gov/research-programs/agile



REV EXTENSIBILITY

- REV HAS ALSO BEEN UTILIZED TO STUDY HOW VARIOUS DIFFERENT STYLES OF HARDWARE FAULTS MAY AFFECT PERFORMANCE, RELIABILITY AND NUMERICAL CORRECTNESS
- REV SUPPORTS INJECTING RANDOM FAULTS INTO THE PIPELINE LOGIC, REGISTER FILE(S) AND/OR THE MEMORY SUBSYSTEM WITH SINGLE OR MULTIBIT ERRORS
- THIS WORK WAS DONE IN CONJUNCTION WITH NASA IN ORDER TO STUDY HOW WELL RAD-HARD OR SEMI-RAD-HARD RISC-V DEVICES WOULD PERFORM IN SPACEFLIGHT OPERATIONS







REV & NETWORKING

- WE HAVE INTEGRATED REV WITH THE EXISTING SST MERLIN NETWORK SIMULATION COMPONENTS FOR A VARIETY OF PROJECTS
 - INDIVIDUAL PROJECTS GENERALLY CALL FOR SPECIFIC FEATURES/REQUIREMENTS
- REV CONTAINS A BASIC RDMA NIC INFRASTRUCTURE (REVNIC)
 THAT PERMITS USERS TO COMMUNICATE OVER ARBITRARY NETWORK
 TOPOLOGIES
 - THE ACTUAL DEFINITION OF NETWORK PACKET CONTENTS IS CURRENTLY IMPLEMENTATION-SPECIFIC
- WE HAVE EXPERIENCE INTEGRATING A VARIETY OF COMPILED RUNTIME LIBRARIES USING THIS PATH
 - MPI, OPENSHMEM, ACTORS RUNTIME, ETC



REV ARCHITECTURE


REV ARCHITECTURE OVERVIEW

- REV IS WRITTEN IN C++-17 USING THE STANDARD SET OF SST COMPONENT/SUBCOMPONENT INTERFACES
- REV IS COMPOSED OF MULTIPLE INTERNAL CLASSES TO SUPPORT:
 - BINARY LOADING (ELF)
 - INSTRUCTION (EXTENSION) IMPLEMENTATIONS
 - PIPELINED EXECUTION
 - BACKING MEMORY STORAGE
 - Hazarding
 - SYSTEM CALLS & THREADING



REV ARCHITECTURE

- REV EXECUTES WITHIN THE SST SIMULATION FRAMEWORK
- ACCEPTS ELF BINARY PAYLOADS COMPILED WITH GCC+NEWLIB OR LLVM+MUSL
- MULTIPLE CORES (PROCS) CAN BE CONFIGURED, EACH WITH UNIQUE RISC-V EXTENSIONS
- EACH CORE CAN HAVE MULTIPLE HARTS
- THE DEFAULT MEMORY BEHAVIOR IS A SIMPLE (FAST) DELAY TIMING MODEL (REVMEM)
- WE ALSO SUPPORT CYCLE-BASED CACHE AND MEMORY TIMING USING MEMHIERARCHY
- WE SUPPORT AN OPEN SOURCE, BASIC NIC DEVICE FOR COMMUNICATING WITH MERLIN NETWORKS





REV ARCHITECTURE CONT.

- REV HAS BEEN TESTED USING A VARIETY OF C/CXX APPLICATIONS, BENCHMARKS, ETC.
 - WE DO NOT SUPPORT EXECUTING NATIVE PYTHON OR OTHER INTERPRETED LANGUAGES
- EACH INSTANCE OF REV IS SINGLE THREADED
 - MULTIPLE INSTANCES OF REV CAN BE EXECUTED IN PARALLEL ACROSS CXX THREADS AND/OR MPI
- SYSTEM CALLS ARE SUPPORTED
 - STANDARD SYSTEM CALLS MARSHAL DATA TO THE HOST SYSTEM FOR I/O, DEVICE ACCESS
 - Some system calls require shim interfaces in the user code
 - ADDITIONAL SYSTEM CALLS CAN ADDED TO SUPPORT RDMA, MMIO, ETC.
- Rev contains a coprocessor interfaces to build support for non-standard extensions, instructions, etc.
 - Users can define their own coprocessors w/o directly modifying the core Rev source base

CONFIGURING REV

- REV IS INSTANTIATED USING THE SAME SST PYTHON/JSON CONFIGURATION
- USERS CAN SET THE NUMBER OF CORES PER CPU, HARTS PER CORE, THE CORE CONFIGURATION AND THE EXECUTABLE PARAMETERS
 - PROGRAM EXECUTION CAN START FROM ARBITRARY ADDRESSES, SYMBOLS, _START OR MAIN
- USERS CAN ALSO INJECT PER-INSTRUCTION TIMING INFORMATION (RETIRE LATENCY), CACHING HIERARCHIES AND DEFINE EXTERNAL MEMORIES



```
# Define the simulation components
comp_cpu = sst.Component("cpu", "revcpu.RevCPU")
comp_cpu.addParams({
        "verbose" : 6.
                                                      # Verbosity
        "numCores" : 1,
                                                      # Number of cores
        "clock" : "1.0GHz",
                                                      # Clock
                                                      # Memory size in bytes
        "memSize" : 1024*1024*1024,
        "machine" : "[0:RV64G]",
                                                      # Core:Config: RV64I for core 0
        "startAddr" : "[0:0x00000000]",
                                                      # Starting address for core 0
        "memCost" : "[0:1:10]",
                                                      # Memory loads required 1-10 cycles
        "program" : os.getenv("REV_EXE", "ex2.exe"), # Target executable
        "enable_memH" : 1,
                                                      # Enable memHierarchy support
        "splash" : 1
                                                      # Display the splash message
comp_cpu.enableAllStatistics()
# Create the RevMemCtrl subcomponent
comp_lsq = comp_cpu.setSubComponent("memory", "revcpu.RevBasicMemCtrl");
comp_lsq.addParams({
                        : "5",
      "verbose"
                        : "2.0Ghz".
      "clock"
      "max loads"
                        : 16,
      "max_stores"
                        : 16,
      "max_flush"
                        : 16,
      "max_llsc"
                        : 16,
      "max_readlock"
                        : 16,
      "max writeunlock" : 16,
      "max_custom"
                        : 16.
      "ops_per_cycle"
                       : 16
comp_lsq.enableAllStatistics({"type":"sst.AccumulatorStatistic"})
```


GATHERING STATISTICS


- REV SUPPORTS THE STANDARD SST::STATISTICS TELEMETRY METHODS
- EACH INSTANCE OF REV COLLECTS UNIQUE STATISTICS FOR INSTRUCTION COMPLETION, MEMORY EVENTS AND NETWORK EVENTS
- TELEMETRY DATA IS OUTPUT USING THE STANDARD SST PATHS
- We have performed experiments with 500K+ unique telemetry data points with minimal simulation overhead

```
cpu:memory, ReadBytes, , Accumulator, 6077000, 0, 0, 0, 0, 0
cpu:memory, WriteInFlight, , Accumulator, 6077000, 0, 347, 347, 347, 1, 1
cpu:memory, WritePending, , Accumulator, 6077000, 0, 347, 347, 347, 1, 1
cpu:memory, WriteBytes, , Accumulator, 6077000, 0, 0, 0, 0, 0
cpu:memory, FlushInFlight, , Accumulator, 6077000, 0, 0, 0, 0, 0
cpu:memory, FlushPending, , Accumulator, 6077000, 0, 0, 0, 0, 0
cpu:memory, ReadLockInFlight, , Accumulator, 6077000, 0, 0, 0, 0, 0
cpu:memory, ReadLockPending, , Accumulator, 6077000, 0, 0, 0, 0, 0
cpu:memory, ReadLockBytes, , Accumulator, 6077000, 0, 0, 0, 0, 0
cpu:memory, WriteUnlockInFlight, , Accumulator, 6077000, 0, 0, 0, 0, 0
cpu:memory, WriteUnlockPending, , Accumulator, 6077000, 0, 0, 0, 0, 0
cpu:memory, WriteUnlockBytes, , Accumulator, 6077000, 0, 0, 0, 0, 0
cpu:memory, LoadLinkInFlight, , Accumulator, 6077000, 0, 0, 0, 0, 0
cpu:memory, LoadLinkPending, , Accumulator, 6077000, 0, 0, 0, 0, 0
cpu:memory, StoreCondInFlight, , Accumulator, 6077000, 0, 0, 0, 0, 0
cpu:memory, StoreCondPending, , Accumulator, 6077000, 0, 0, 0, 0, 0
cpu:memory, CustomInFlight, , Accumulator, 6077000, 0, 0, 0, 0, 0
cpu:memory, CustomPending, , Accumulator, 6077000, 0, 0, 0, 0, 0
cpu:memory, CustomBytes, , Accumulator, 6077000, 0, 0, 0, 0, 0
cpu:memory, FencePending, , Accumulator, 6077000, 0, 460, 460, 460, 1, 1
cpu:memory, AMOAddBytes, , Accumulator, 6077000, 0, 0, 0, 0, 0
cpu:memory, AMOAddPending, , Accumulator, 6077000, 0, 0, 0, 0, 0
cpu:memory, AMOXorBytes, , Accumulator, 6077000, 0, 0, 0, 0, 0
cpu:memory, AMOXorPending, , Accumulator, 6077000, 0, 0, 0, 0, 0
cpu:memory, AMOAndBytes, , Accumulator, 6077000, 0, 0, 0, 0, 0
cpu:memory, AMOAndPending, , Accumulator, 6077000, 0, 0, 0, 0, 0
```



REV CXX ARCHITECTURE OVERVIEW





SST+REV SCALABILITY





SST SCALABILITY

- SEVERAL ONGOING SIMULATION EFFORTS REQUIRE THAT WE PUSH THE BOUNDS OF SST SCALABILITY
- SANDIA, TCL AND OTHER ORGS HAVE PERFORMED A NUMBER OF INDEPENDENT SCALING TESTS
- WE SOUGHT TO CONSOLIDATE SCALING TESTS INTO A SIMPLE, PREDICTABLE SET OF SIMULATION INPUTS
- Stretch goal: run simulations across large portions of leadership-class systems



SIMULATION CONFIGURATIONS



- REV RISC-V COMPONENT
 - NTERNAL REVMEM MEMORY DEVICE
 - 8GB of backing memory per core
 - RV64IMAFDC
 - BIG_LOOP.EXE TEST
 - CLOCKED AT 2.0GHZ
- 1 COMPONENT PER REV INSTANCE

- REV RISC-V COMPONENT
 - EXTERNAL MEMHIERARCHY INFRASTRUCTURE
 - REVBASICMEMCTRL @ 2.0GHZ
 - RV64IMAFDC
 - CLOCKED AT 2.0GHZ
- MEMHIERARCHY
 - L1 CACHE @ 2GHZ
 - 16KiB; LRU; MESI
 - MEMCONTROLLER @ 2.0GHZ
 - SIMPLEMEM BACKEND
 - 8GB OF BACKING STORE
- 6 COMPONENTS/SUBCOMPONENTS PER REV INSTANCE


https://github.com/tactcomplabs/rev

SIMULATION CONFIGURATIONS CONT.

- 1. BASICREV PYTHON SCRIPT (USES MODEL OPTIONS TO DRIVE # OF REVS)
- 2. BASICREV JSON (MONOLITHIC JSON FILE)
- 3. BASICREV PARALLEL JSON (ONE JSON FILE PER MPI RANK)
- 4. REVMEMH PYTHON SCRIPT (USES MODEL OPTIONS TO DRIVE # OF REVS)
- 5. REVMEMH SERIAL JSON (MONOLITHIC JSON FILE)
- 6. REVMEMH PARALLEL JSON (ONE JSON FILE PER MPI RANK)
- 7. ***STATS: REVMEMH PYTHON WITH STATISTICS ENABLED


```
__modifier_ob.
  mirror object to mirror
mirror_mod.mirror_object
 peration == "MIRROR_X":
irror_mod.use_x = True
mirror_mod.use_y = False
airror_mod.use_z = False
 operation == "MIRROR Y"
irror_mod.use_x = False
Mirror mod.use y = True
 lrror mod.use z = False
  operation == "MIRROR_Z"
  rror_mod.use_x = False
  lrror_mod.use_y = False
  rror_mod.use_z = True
 selection at the end -add
   ob.select= 1
   er ob.select=1
   ntext.scene.objects.action
   "Selected" + str(modified
   rror ob.select = 0
  bpy.context.selected obj
   ata.objects[one.name].sel
  int("please select exacting
  OPERATOR CLASSES ----
     pes.Operator):
      mirror to the selected
   ject.mirror_mirror_x*
  ext.active_object is not
```





12k+ Simulated Cores

BASICREV SCALING






TAKEAWAYS

- SST+Rev provides an interesting path to simulate HPC applications at scale
- REQUIRES SOME KNOWLEDGE OF THE HARDWARE STRUCTURE IN ORDER TO BE SUCCESSFUL
- REQUIRES AN EXISTING HPC RESOURCE FOR LARGE EXPERIMENTS
- SIMULATE TOMORROW'S HPC WITH TODAY'S





BACKUP






SCALABILITY FACTORS

- WE KNOW THERE ARE QUITE A NUMBER OF SCALABILITY FACTORS:
- 1. MEMORY CAPACITY
- 2. INTERCONNECT PERFORMANCE (IN CERTAIN CASES)
- 3. COMPONENT CONFIGURATION
- 4. COMPONENT OVERSUBSCRIPTION
- 5. METHOD OF PARALLELISM (MPI, THREADING, BOTH)



PERFORMANCE TARGETS

- We would like to develop <u>**Predictable**</u> performance metrics using known good simulation inputs
- DEAL SCALABILITY WOULD BE LINEAR, BUT WE MAY BE ABLE TO ACHIEVE SUPERLINEAR SPEEDUP
 ON SOME CONFIGURATIONS
- DEVELOP SIMULATION METHODOLOGIES TO MODEL LARGE SYSTEMS AT SCALE W/O RUNNING FOR WEEKS ON END!





SCALABILITY STUDY

- Test the scalability of SST under controlled conditions
- LOOK AT CORE SCALABILITY AS A FUNCTION OF SIMULATION CONFIGURATION
 - What simulation methods should I use for a simulation of scale F(x)?
- DETERMINISTIC EVENT PROPAGATION
 - WE DON'T WANT INTERCONNECT PERFORMANCE (OR LACK THEREOF) POISONING RESULTS





SIMULATION CONFIGURATIONS CONT.

- 1. MPI-CENTRIC (ONE MPI RANK PER CORE)
- 2. MPI+THREADING (ONE RANK PER NODE; CXX THREADS ACROSS CORES)
- 3. MPI-CENTRIC + STATISTICS
- 4. MPI-IDEAL (DISTRIBUTING K COMPONENTS ACROSS K RANKS)
- 5. MPI+Threading Ideal (distributing K components across K Pes)
 - WHERE PEs = (N RANKS * 24 THREADS)



WORKLOAD

- SIMPLE C PROGRAM THAT EXECUTES A 2D LOOP
 STRUCTURE WITH ARITHMETIC
- EXECUTES ~10,229,786 CYCLES @ 2.0GHZ W/ REVMEM ENABLED
 - ~10.2298 MS OF SIMULATED TIME

```
uint64_t A[1024];
uint64_t B[1024];
uint64_t R[1024];
int main(int argc, char **argv){
  uint64_t i = 0;
  uint64_t j = 0;
  int r = 0;
  for( i=0; i<512; i++ ){
    for( unsigned j=0; j<512; j++ ){</pre>
      R[j] = A[j] + B[j] * i;
      if((R[j]\%2) == 0){
        r++;
  return r;
```




SST CONFIGURATION

- SST 13.0.0 Release w/ SST Elements 13.0.0
- REV DEVEL BRANCH @ COMMIT 91C76ABC9F197454D1B774773A5A86FDE54 318C1
- GCC 10.3.0
- RISC-V GNU TOOLCHAIN 12.2.0 (NEWLIB+ELF)
- OPENMPI 4.1.4
- PYTHON 3.9.12

- GEORGIA TECH PACE HPC INFRASTRUCTURE
- CPU-192GB Configuration:
 - Dual Intel Xeon Gold 6226 @ 2.7GHz (24 Cores per Node)
 - 192GB DDR4 MEMORY
 - Infiniband 100HDR interconnect


Ran out of memory!





REVMEMH SCALING






BASICREV.PYTHON.THREADING

~17.7X degradation across all tests






REVMEMH.PYTHON.THREADING


~8X degradation across all tests





REVMEMH.STATS

Performance is parity!






TAKEAWAYS

- SST 13.0.0 EXHIBITS CONSISTENT SCALABILITY!
- Oversubscribing individual ranks/threads has predictable performance reductions
- STANDARD PYTHON SDL'S PROVIDE EXCELLENT PERFORMANCE BASELINES
- JSON PERFORMANCE IS REASONABLE, BUT ONLY TRULY ADVANTAGEOUS FOR PARALLEL JSON ON LARGE NUMBER OF MPI RANKS
- STATISTICS HAVE ALMOST NO PERFORMANCE DEGRADATION

SIMULATION TUNING

- SCALABILITY IS QUITE GOOD USING THE THREE MODELED SIMULATION INPUT TYPES
 - Choose your SDL input based upon the relative scale of the simulation.
- Pay attention to memory capacity!
 - Oversubscription per rank provides an easy path to larger simulations
 - DEPENDING UPON THE TARGET COMPONENTS, MAY REQUIRE LARGE AMOUNTS OF HOST MEMORY
- MPI CURRENTLY PROVIDES THE BEST PERFORMANCE AT ALL SCALES
- NOTE: WE DID NOT EXPERIMENT WITH MANUALLY PARTITIONED GRAPHS!
 - THE DEFAULT PARTITIONER APPEARS TO BE SUFFICIENT



SIMULATION STATISTICS

- SIMULATION STATISTICS HAVE LITTLE TO NO PERFORMANCE DEGRADATION!
- REV ALONE HAS 40+ STATISTICS
- MEMHIERARCHY LAYERS ADD A TREMENDOUS NUMBER OF STATISTICS VALUES
- **RESULT:** ADD STATISTICS AND ENABLE STATISTICS AT WILL. THE ONLY PERFORMANCE ISSUE IS RELATED TO DOWNSTREAM ANALYSIS

