# Lesson learned on Cell/B.E. for Hetero Programming Model, and alignments tweaks on RISC-V for Network speeds

Akira Tsukamoto
RISC-V Ambassador, RISC-V International
Third International workshop on RISC-V for HPC
HPC Asia 2024, January 25, 2024

## Topics on Lessen learned on Cell/B.E. for Hetero Programming Model

- Who am I
- Story in 2006: The performance issue on Cell/B.E., it was not a hardware issue
- The method to improve in programing
- Developing library without the need of manual optimization
- Providing feedback to the OpenCL specification
- Cell/B.E. played a role as a pioneer of modern GPGPU programing

### Introduction: Akira Tsukamoto


- My background related on HPC
  - Lead developing library on Cell/B.E. for PS3 to provide GPGPU style programming
    - MARS (Multi Core Application Runtime System) project
  - Developed HPC of 168 IBM Cell/B.E. clustering servers
    - Prototype system for RoadRunner which became the first one petaflops supercomputer
    - Server Cluster Management System (DIM), Cluster File System (GPFS)

#### Expertise

- Cyber Physical and Supply Chain Security, Realtime communication protocol
- Collaborative engineering developments with Communities
- Main community activities
  - Linux Foundation, Internet Engineering Task Force (IETF)

## Limitation of Unix style SMP programing on Cell/B.E.

- Historical Symmetric multiprocessing (SMP) programing
  - Unix Multi-Processes Programming
    - fork(), wait(), etc.
  - Unix Multi-threads Programing
    - pthread in C, std::string, boost::thread in C++
- The Multi-Process, Multi-thread only utilize PPE (PowerPC core)
- Effective utilization of SPE was the key to improve performance on Cell/B.E.
- SPE is highly optimized on SIMD instructions 25.6 GFLOPS / SPE <- much faster 6.4 GFLOPS / PPE (both on single precision)
- SPE only has fast access to Local Storage memory
  - Reading data from PPE's main memory is very slow
  - Locality of the date for SPE is extremely important
- Only has 8 SPE, no room to waste SPE




## Manually optimizing SPE


- Few talented programmers started to manually optimize programs to improve SPE utilization, keeping SPE utilization above 80%
  - In programming, separate calculation task for SPE and PPE
  - Using conventional Multi-threading programing on PPE
  - Making dedicated SIMD friendly calculation function code for SPE
  - (1) Push the calculation function code to SPE
  - (2) Push required calculation data with using DMA for calculation in SPE
  - (3) Read with using DMA when the data when calculation is finished in SPE
  - (4) If calculating the same algorithms the goto (2)
  - (5) If prefer calculating the same algorithms the goto (1)
  - Be careful with alignment, other than bellow had significant degradation 32bits 4bytes for program, 128bits for data
  - Use DMA effectively, initiate early, do something else during DMA, predict when DMA is finished and start calculation immediately
  - All must be done because of locality of the data and code for SPE

## Designing library for conventional programmers

- There was CUDA, GPGPU core supported only fixed algorithms until around 2008
  - Focusing data parallelism was fine for achieving high performance
- On Cell/B.E., optimizing parallelism on both calculation code and data was the best to achieve the performance
  - Necessity of providing programing environment which is programmer friendly way of programing (1) to (5) in the previous page
  - The key is not to waste SPE time with SPE waiting for calculation code or data
- Main optimization aspects would like to hide from programmers for designing library
  - DMA handling, detecting SPE is requesting data, detecting SPE have finished data, manually scheduling the calculation function code between PPE and SPE

## MARS - Multi-core Application Runtime System





#### Source repository for MARS:

- http://git.infradead.org/ps3/mars-src.git
- git://git.infradead.org/ps3/mars-src.git

1.1 Host Processor (host)

Originally hosted by Fedora project

The host processor (host) is the processor on which the host program will be run.

ftp://ftp.infradead.org/pub/Sony-PS3/mars/latest/mars-docs-1.1.5/html/index.html

Backup copy by Akira Tsukamoto


https://www.akiratec.com/archive/Sony-PS3/mars/1.1.5/mars-docs-1.1.5/html/


## MARS programing style (1/6)

- Some naming conventions in the MARS documentation
  - Host Processor (host) -> PPE
  - Host Storage -> main memory connected on PPE
  - Microprocessing Unit (MPU) -> SPE
  - MPU storage -> SPU local storage
  - Workload/Task -> calculation code and/or data

## MARS programing style (2/6)


- To prevent from wasting SPE time by waiting for Workload (code and/or data)
- SPE will fetch workload from SPE, instead of PPE pushing them to SPE





## MARS programing style (3/6)

- Many workloads are inserted in the queue at PPE
- Every time when the SPE detects stalls (waiting or finished), SPE will replace the stalled Workloads with other Workloads on demand



## MARS programing style (4/6)

- Many synchronization APIs
  - mars\_task\_semaphore\_\*()
  - mars\_task\_barrier\_\*()
  - mars\_task\_event\_flag\_\*()
  - mars\_task\_queue \*()
  - mars\_task\_signal\_send/wait/try\_wait()

## MARS programing style (5/6)

 Hiding manual DMA data transfer handling between PPE main memory to SPE local storage

```
#include <mars/task.h>
       int mars task main(const struct mars task args *task args)
               uint64 t semaphore ea = task args->type.u64[0];
               uint64 t shared resource ea = task args->type.u64[1];
                                                                                 DMA: from PPE main to SPE Local Storage
               uint32 t shared resource attribute ((aligned(16)));
               mars task semaphore acquire(semaphore ea);
10
               get(&shared_resource, shared_resource_ea, sizeof(uint32_t))
11
12
                                                                                       Calculation code in between
13
               shared resource++;
                                                                                       Better to use SIMD capability here
14
               put(&shared_resource, shared_resource_ea, sizeof(uint32_t))
15
16
               mars_task_semaphore_release(semaphore_ea);
17
18
19
               return 0;
                                                                                DMA: from SPE local storage to PPE main
20
                                                                                                                 12
```

## MARS programing style (6/6)

#### The **OpenCL** Specification

Version: 1.0

Document Revision: 43

#### MARS APIs relationship with OpenCL

**MARS** 

#### Acknowledgements

John Bates, Sony


```
#include <mars/task.h>
                                                                                             OpenCL
                                                                                                             kernel square(
       int mars task main(const struct mars task args *task args)
                                                                                                                __global float *g_input,
                                                                                                                 _global float *g_output,
               uint64_t semaphore_ea = task_args->type.u64[0];
                                                                                                                 local float *local,
               uint64 t shared resource ea = task args->type.u64[1];
                                                                                                               const unsigned int count)
               uint32 t shared resource attribute ((aligned(16)));
                                                                                                               int gid = get global id(0);
               mars task semaphore acquire(semaphore ea);
                                                                           From main to local storage
                                                                                                               int lid = get_local_id(0);
10
               get(&shared resource, shared_resource_ea, sizeof(uint32_t))
11
12
                                                                                                               local[lid] = g input[gid];
13
               shared resource++;
                                                                                                               barrier(CLK_LOCAL_MEM_FENCE);
14
                                                                                                        10
               put(&shared_resource, shared_resource_ea, sizeof(uint32 t))
15
                                                                                                               local[lid]++;
16
               mars_task_semaphore_release(semaphore_ea);
17
                                                                                                               g_output[gid] = local[lid];
18
19
               return 0;
                                                                           From local storage to main
20
```

## Topics alignments tweaks on RISC-V for Network speeds

- What was observed on RISC-V RV64 boards
- Two type of copy functions inside kernel
- When the copy functions are used with large size and what is related with network performance
- Why the performance improves compared to historical copy function
- Relation with "Computer Architecture: A Quantitative Approach" and the optimizing copy functions
- Which items of CPU design impact performance of software
- What's next?

## What was observed on RISC-V RV64 boards

- CPU usage was extremely high at 34.69% (memcpy), 33.84% (copy\_to\_user) for a total of 68.53%, which caused slow network speeds.
  - Starlight Dev Board
    - SoC: StarFive JH7100
    - Core: SiFive U74 (Dual core)



- Workload of Network benchmark
  - iperf3 -u -b 1000M --length 6500 -c 192.168.1.112
- On starlight, similar on Unmatched
  - perf top -Ue task-clock

```
Samples: 35K of event 'task-clock', 4000 Hz, Event count
                        memcpy
          kernel
                        __asm_copy_to_user
                     [k] sifive_l2_flush64_range
                        dev_gro_receive
          [kernel]
          kernel
                        skb gro receive
                        memset
          kernel
          [kernel]
                        _raw_spin_unlock_irgrestore
          [kernel]
                        page_pool_put_page
                     [k] finish task switch.isra.0
          [kernel]
          [kernel]
                        __skb_datagram_iter
                        inet gro receive
          [kernel]
                        enh desc get rx status
```

## Where to optimize? (1/2)

- aligned access and unaligned access, aligned address for RV64
  - U74 (RV64) has load and store instructions on main memory access for 64bit/8byte boundary only aligned 64bit memory access and unaligned 8bit, 16bit, 32bit boundary access examples

```
0xE200:0000
                  64 bit / 8 byte aligned address for U74, able to divide by 8
0xE200:0001
                   8 bit / 1 byte boundary
0xF200:0002
                  16 bit / 2 byte boundary
0xE200:0003
                   8 bit / 1 byte boundary
                  32 bit / 4 byte boundary
0xF200:0004
0xE200:0005
                   8 bit / 1 byte boundary
0xE200:0006
                  16 bit / 2 byte boundary
                   8 bit / 1 byte boundary
0xF200:0007
                  64 bit / 8 byte aligned address for U74, able to divide by 8
0xE200:0008
```

- The 8bit, 16bit, 32bit boundary access are not implemented in U74 and every 8bit, 16bit, 32bit boundary access were trapped as illegal instruction, and OpeSBI in M-mode is handling the 8bit, 16bit, 32bit boundary access operation
- Overhead for each unaligned memory access:
  - illegal instruction trap + switching S-mode (kernel) and M-mode (OpenSBI)

## Where to optimize? (2/2)

- Typical copy functions inside kernel are used with small copying size
  - Less than 64 bytes
- The size becomes large for network packets.
  - MTU (Maximum Transmission Unit) is 1500 bytes, most of the network application are optimized to use maximum MTU size to reduce number of calling socket APIs instead of calling every bytes

```
if (I = 0; I = 1500; i++) {
    send(sock, *buf, 1, 0); /* one byte */
}

send(sock, *buf, 1500, 0); /* 1500 byte */
```

Reduce switching between u-mode (app) and s-mode (kernel)

- The MTU size is getting larger, many started to use jumbo MTU 9000 bytes
- Resulting to copying in large size
   memcpy(\*dst, \*src, 1500) or memcpy(\*dst, \*src, 9000)
   copy\_to\_user(\*u\_dst, k\_src, 1500) or copy\_to\_user(\*u\_dst, k\_src, 9000)

## Optimizing on in-order CPU core

- Only software could avoid data hazard on in-order core
  - U74: In-order, 5-6stage, 4 cycle load use
- Known to improve performance with loop unrolling to reduce read after write data hazard (RAW)

```
for (i = 0; i < size; i++) {
   *dst = *src;
   dst++, src++;
}</pre>
```




```
for (i = 0; i < size; i + 4) {
    *dst = *src;
    *dst + 1 = *src + 1;
    *dst + 2 = *src + 2;
    *dst + 3 = *src + 3;
    dst = dst + 4, src = src + 4;
}
```


## "Computer Architecture: A Quantitative Approach"



#### Dependency and Hazard: e.g. RAW



https://users.ece.cmu.edu/~jhoe/course/ece447/S10handouts/L08.pdf



Describes condition of read after write data hazard (RAW)

## Two type of copy functions in kernel

- Both types had impact on the performance
- Used for source codes inside kernel, similar usage as in-kernel library memcpy(), mommove(), memset()
  The page fault is handled in kernel, able to write completely in C only arch/riscv/lib/string.c
  Matteo Croce have sent the optimization patches to mailing <a href="https://www.spinics.net/lists/kernel/msg4094278.html">https://www.spinics.net/lists/kernel/msg4094278.html</a>
- 2) Used for system-calls for copying data between user space and kernel space copy\_to\_user(), copy\_from\_user()
  Require adding page fault handler manually, require to write at least partially in assembler I sent the optimization patches <a href="https://lkml.org/lkml/2021/6/19/131">https://lkml.org/lkml/2021/6/19/131</a>

https://lkml.org/lkml/2021/6/19/131 https://lkml.org/lkml/2021/7/20/180

Merged in v5.14-rc3

## The code, putting all together

The location of the source of copy\_to\_user(), copy\_from\_user().


https://elixir.bootlin.com/linux/latest/source/arch/riscv/lib/uaccess.S

```
* Register allocation for code below:
       * a0 - start of uncopied dst
       * a1 - start of uncopied src
       * a2 - size
       * t0 - end of uncopied dst
             t0, a0, a2
       * Use byte copy only if too small.
       * SZREG holds 4 for PV22 and 8 for PV64
            a3, 9*5ZF Checking src and dst are
       Copy first byt 8 byte aligned address or
       * t1 - start of
                      not, if not, copy until dst
           t1, a0, S
      andi t1, t1, ~
      /* dst is already
            is already is aligned
      /* a5 - one byte for copying data */
      fixup lb a5, 0(a1), 10f
      addi a1, a1, 1
                          /* src */
      fixup sb a5, 0(a0), 10f
      addi a0, a0, 1
                          /* dst */
            a0, t1, 1b
                        /* t1 - start of aligned dst */
.Lskip_align_dst:
       * Now dst is aligned.
       * Use shift-copy if src is misaligned.
       * Use word-copy if both src and dst are aligned because
       * can not use shift-copy which do not require shifting
      /* a1 - start of src */
            a3, a1, SZREG-1
            a3, .Lshift_copy
```

```
.Lshift_copy:
      * Word copy with shifting.
      * For misaligned copy we still perform aligned word copy, but
      * we need to use the value fetched from the previous iteration and
      * This is safe because reading is less than a word size.
      * a0 - start of aligned dst
      * a1 - start of src
      * a3 - a1 & mask:(SZREG-1)
      * t0 - end of uncopied dst
      * t1 - end of aligne
     /* calculating aligne andi t1, t0, ~(SZR
                       The src is not aligned,
     andi a1, a1, ~(SZR
                       read src every 8 byte in
      * Calculate shifts
      * t3 - prev shift
                       aligned address but
     slli
          t3, a3, 3 /*
           a5, SZREG*8
          t4, a5, t3
                      shifting data in registry
                      to compensate of
     /* Main shifting copy
      * a0 - start of alig
      * a1 - start of alig
                      reading unaligned data
      * t1 - end of aligne
     /* At least one itera
                       on closest aligned
     srl a4, a5, t3
fixup REG L a5, SZR
          a1, a1, SZREG
          a2, a5, t4
                      address
           a2, a2, a4
     fixup REG_S a2, 0(a
          a0, a0, SZREG
          a0, t1, 3b
     /* Revert src to original unaligned value */
```

```
.Lword_copy:
       * Both src and dst are aligned, unrolled word copy
       * a0 - start of aligned dst
       * a1 - start of aligned src
       * t0 - end of aligned dst
             t0, t0, -(8*SZREG) /
                                Both src and dst are
      fixup REG_L
      fixup REG L
      fixup REG L
                      2*SZREG(a
                                aligned, perform
      fixup REG_L
                      3*SZREG(a
                  t1, 4*SZREG(a
      fixup REG L
                                unrolled copy with every
      fixup REG_L
                  t2, 5*SZREG(a
                      6*SZREG(a
      fixup REG L
                  t3,
      fixup REG L
                                8 byte in aligned address
      fixup REG S
                            0(a
      fixup REG S
                        SZREG(a
      fixup REG S
                      2*SZREG(a0), 10f
      fixup REG S
                      3*SZREG(a0), 10f
      fixup REG_S
                  t1.
                      4*SZREG(a0), 10f
      fixup REG S
                  t2, 5*SZREG(a0), 10f
                 t3, 6*SZREG(a0), 10f
      fixup REG_S t4, 7*SZREG(a0), 10f
             a0, a0, 8*SZREG
      addi
             a1, a1, 8*SZREG
             a0, t0, 2b
      addi
             t0, t0, 8*SZREG /* revert to original value */
             .Lbyte_copy_tail
```

## My notes when implementing shift copy



## Bench results after the patches

 CPU Usage only with my copy\_to\_user patches

```
--- TCP recv ---
 * Before
  40.40% [kernel] [k] memcpy
  33.09% [kernel] [k] asm copy to user
 * After
  50.35% [kernel] [k] memcpy
  13.76% [kernel] [k] asm copy to user
--- TCP send ---
 * Before
  19.96% [kernel] [k] memcpy
  9.84% [kernel] [k] asm copy to user
 * After
  14.27% [kernel] [k] memcpy
  7.37% [kernel] [k] asm copy to user
--- UDP send ---
 * Before
  25.18% [kernel] [k] memcpy
  22.50% [kernel] [k] asm copy to user
 * After
  28.90% [kernel] [k] memcpy
   9.49% [kernel] [k] asm copy_to_user
--- UDP recv ---
 * Before
  44.45% [kernel] [k] memcpy
  31.04% [kernel] [k] asm copy to user
 * After
  55.62% [kernel] [k] memcpy
  11.22% [kernel] [k] asm copy to user
```

 Network performance with both Matteo's and my patches

#### Before After

### What's next

- Convert assembler to C
  - copy\_to\_user(), copy\_from\_user() is fully written in assembler, able to convert in C partially
- Porting them to runtime selection of choosing the best optimized functions for different CPU core designs
  - Typically, embedded engineers tend to rebuild binary optimized for target CPU, and do not care of other CPU
  - Linux kernel prefer one single kernel binary on all CPU core designs on one architecture. Then distro's do not have to make different kernels for each CPU design. Moving to applying on runtime of the best optimized functions for different CPU core designs might be the way in the future
- Require more spare time for this task ©

## Appendix: iperf3, procedure in the slide

```
--- TCP send ---
--- TCP recv ---
** on PC side, using default mtu 1500
                                                                      ** on PC side, using default mtu 1500
$ iperf3 -c 192.168.1.112
                                                                      $ iperf3 -s
** on riscv side, using default mtu 1500
                                                                      ** on riscv side, using default mtu 1500
                                                                      [root@fedora-starfive ~]# iperf3 -c 192.168.1.153
[root@fedora-starfive ~]# iperf3 -s
--- UDP recv ---
                                                                      --- UDP send ---
                                                                      ** on PC side first, changing mtu size from 1500 to 9000
** on PC side first, changing mtu size to 9000
$ sudo ifconfig eth0 down
                                                                      $ sudo ifconfig eth0 down
$ sudo ifconfig eth0 mtu 9000 up
                                                                      $ sudo ifconfig eth0 mtu 9000 up
$ iperf3 -u -b 1000M --length 6500 -c 192.168.1.112
                                                                      $ iperf3 -s
** on riscv beaglev side, changing mtu size to 9000 too
                                                                      ** on riscv, No changing the mtu size on riscv beaglev
                                                                      [root@fedora-starfive ~]# iperf3 -u -b 1000M --length 50000 -c 192.168.1.153
[root@fedora-starfive ~]# sudo ifconfig eth0 down
[root@fedora-starfive ~]# sudo ifconfig eth0 mtu 9000 up
[root@fedora-starfive ~]# iperf3 –s
```