

A

A

B

B

C

C

D

D

U_FPGA
FPGA.schdoc

U_Puertos
Puertos.schdoc

MOTFB[0..7]

MOTFB[0..7]

MOTFB[0..7]

REQ_A

AER_A[0..15]

ACK_A

REQ_A

AER_A[0..15]

ACK_A

REQ_B

AER_B[0..15]

ACK_B

REQ_B

AER_B[0..15]

ACK_B

REQ_C

AER_C[0..15]

ACK_C

REQ_C

AER_C[0..15]

ACK_C

REQ_D

AER_D[0..15]

ACK_D

REQ_D

AER_D[0..15]

ACK_D

AUX[0..35]

AUX[0..35]

AUX[0..35]

MOT[0..7]

CYGNAL_D[0..7]

OPT[0..7]

U_Potencia
Potencia.schdoc

OPT[0..7]

OPT[0..7]

MOT[0..7]

MOT[0..7]

SENSE[0..3]

SENSE[0..3]

U_Cygnal
Cygnal.schdoc


CYGNAL_D[0..7]


CYGNAL_D[0..7]


SENSE[0..3]

U_PowerSupply
PowerSupply.Schdoc

Title		
Size A4	Number	Revision
Date:	08/01/2007	Sheet of
File:	C:\PCB\CartagenaPB2\Sheet1.SchDoc	Drawn By:
















OPT[0..7]

SENSE[0..3]

MOT[0..7]



Title		
Size	Number	Revision
B		
Date:	08/01/2007	Sheet of
File:	C:\PCB\CartagenaPB2\Potencia.schdoc	Drawn By:



Title		
Size	Number	Revision
B		
Date:	08/01/2007	Sheet of
File:	C:\PCB\CartagenaPB2\PowerSupply.Schdoc	Drawn By:

