

Inter-Integrated Circuit (I²C) Protocol



Recall AVR Architecture



Simplified AVR Architecture



ATMega328P Architecture





Recap: UART Communication

- Full duplex asynchronous serial communication protocol using 3 wires (TX, RX, GND)
- Widespread availability on PC

Drawbacks

- Erroneous transmission when both sides aren't operated at the same speed
- Single transmitter and receiver








Recap: Serial Peripheral Interface (SPI)

- Full duplex synchronous serial communication protocol using 5 wires (SCK, MOSI, MISO, ~SS, GND)
- High data rate due to the additional clock signal

Drawbacks

• High number of signal wires required (3 + number of devices)

SPI connection with multiple slave devices






Inter-Integrated Circuit (I²C): General Features


- Developed in 1982 by Philips for various Philips chips
- Use two "open drain" wires: SDA (data signal) and SCL (clock signal)
- Support up to 112 peripheral devices using 7-bit addresses (due to some reserved addresses)
- Support a multi-controller system, allowing more than one controller to communicate with all peripherals on the bus
- Data rates fall between asynchronous serial and SPI at 100kHz or 400kHz (three additional modes including fast-mode (1MHz), high-speed (3.4MHz), ultrafast mode (5MHz))



Open Collector / Open Drain Output

- Common type of output in many ICs which behaves like a switch that is either connected to ground or disconnected
- Flexible voltage level as pull-up resistor is external and connect to external supply voltage
- Several open-collector outputs can be connected to a single line called "wired AND" e.g. connect multiple devices to one interrupt request signal
- High power consumption as pullup resistor dissipates power whenever the output is pulled low








Inter-Integrated Circuit (I²C): Circuit Connection


- The SDA and SCL signal are "open drain" to avoid bus contention
- Each signal line has a <u>pull-up resistor</u> (usually 4.7K or lower depend on speed and number of devices) on it to pull the logic to high when no device asserts it low





Inter-Integrated Circuit (I²C): Protocol


- Two frame types: address frame and data frame
- Address frame indicates which peripheral should receive the message
- Address frame is followed by one or more data frame. Each data frame passes 8-bit data from controller to peripheral or vice versa





Inter-Integrated Circuit (I²C): Start Condition


- The controller device leaves SCL high and pulls SDA low
- When two controllers wish to take ownership of the bus at one time, whichever device pulls SDA low first wins the race and gains control of the bus





Inter-Integrated Circuit (I²C): Address Frame


- Address is clocked out most significant bit (MSB) first, followed by a R/W bit indicating whether this is a read (1) or write (0) operation
- The 9th bit of the frame (data or address) is the NACK/ACK bit. Once the first 8 bits of the frame are sent, the receiving device is given control over SDA.





Inter-Integrated Circuit (I²C): NACK/ACK


- The receiving device must pull the SDA low to indicate a successful transfer. Otherwise, the SDA line will be HIGH by the pull up resistor.
- If SDA is HIGH (by the receiving device or pull up resistor), the receiving device may not receive the data or did not know how to parse the message.





Inter-Integrated Circuit (I²C): Data Frame


After the address frame has been sent, the controller continue generating clock pulses at a regular interval, and the data will be placed on SDA by either the controller or the peripheral, depending on whether the R/W bit indicated a read or write operation.





Inter-Integrated Circuit (I²C): Data Frame


The number of data frames is arbitrary, and most peripheral devices will auto-increment the internal register, meaning that subsequent reads or writes will come from the next register in line.





Inter-Integrated Circuit (I²C): Stop Bit


- The controller generates a stop bit after all data frames have been sent
- Stop conditions are defined by a 0->1 (low to high) transition on SDA after a 0->1 transition on SCL, with SCL remaining high.
- During normal data writing operation, the value on SDA should not change when SCL is high, to avoid false stop conditions.





Inter-Integrated Circuit (I²C): Repeat Start


- Controller can be allowed to exchange several messages without allowing other controllers on the bus to interfere
- Set SDA to high while SCL is low. Then, the controller begin another start condition





Inter-Integrated Circuit (I²C): Clock Stretching

• The peripheral can hold the SCL line low when it isn't ready to response to the controller e.g. the analog-to-digital may still converting data or the EEPROM may still writing to non-volatile memory





Example of I²C devices

- Sensor (Environment, Motion, Proximity, etc.)
- Actuator (Small OLED Display, LED Driver etc.)
- Microcontroller













SparkFun's Qwiic / STEMMA QT

SparkFun's Qwiic Connect System uses 4-pin 1mm pitch polarized JST connectors to quickly interface development boards including sensors, LCDs, relays and more through the I²C interface







Lab 6: AVR I²C Programming

1. Connect a circuit with an ATMega328P and DS1307 (realtime clock IC) and write a program to display the current date and time on the 16x2 alphanumeric LCD screen

