💡 I like to explore new technologies and develop software solutions and quick hacks.
🎓 I'm an Electronics Engineering graduate from Quaid-i-Azam University, Islamabad pakistan.
🌱 I'm on track for learning more about Data Science, Artificial Intelligence, and Machine Learning.
✍️ In my free time, I pursue Video Editing and improving my Writing as hobbies/side hustles.
💬 Feel free to reach out to me for gratuitous consulting and volunteering, or just for some interesting discussion.
✉️ You can shoot me an email at saleemrazatunio123@gmail.com! I'll try to respond as soon as I can.
📄 Please have a look at my Résumé for more details about me. I'm open to feedback and suggestions!
AI and Data Science Enthusiast.
-
Smart City Lab NCAI, NED, UET, Karachi
- Islamabad, Pakistan
Block or Report
Block or report RazaSaleem
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePopular repositories Loading
-
-
-
-
-
Projectpart1_DVE
Projectpart1_DVE PublicThis repo contains layered test bench of AMBA AHB bus slave model the using systemverilog project part 1
SystemVerilog
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.